



# XT95F690K

# 芯天下技术股份有限公司 XTX Technology Inc

Tel: (86 755) 28229862 Fax: (86 755) 28229847

Web Site: http://www.xtxtech.com/ Technical Contact: fae@xtxtech.com

\* Information furnished is believed to be accurate and reliable. However, XTX Technology Inc assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of XTX Technology Inc. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. XTX Technology Inc products are not authorized for use as critical components in life support devices or systems without express written approval of XTX Technology Inc. The XTX logo is a registered trademark of XTX Technology Inc. All other names are the property of their respective own.

Rev. A1.1 Page 1 of 126

#### XT95F690K Series



# 8-bit Microcontrollers

The XT95F690K Series is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral functions.

#### **Features**

- 8 bit CPU core
  - □ Instruction set optimized for controllers
    - · Multiplication and division instructions
    - 16-bit arithmetic operations
    - · Bit test branch instructions
    - Bit manipulation instructions, etc.
- Clock
  - Selectable main clock source
    - Main oscillation clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)
    - External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)
    - Main CR clock (4 MHz ±2%)
    - · Main CR PLL clock
      - The main CR PLL clock frequency becomes 8 MHz  $\pm 2\%$  when the PLL multiplication rate is 2.
      - The main CR PLL clock frequency becomes 10 MHz  $\pm 2\%$  when the PLL multiplication rate is 2.5.
      - The main CR PLL clock frequency becomes 12 MHz  $\pm 2\%$  when the PLL multiplication rate is 3.
      - The main CR PLL clock frequency becomes 16 MHz  $\pm 2\%$  when the PLL multiplication rate is 4.
  - □ Selectable subclock source
    - Suboscillation clock (32.768 kHz)
    - External clock (32.768 kHz)
    - Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 150 kHz)
- Timer
  - □ 8/16-bit composite timer × 2 channels
  - 8/16-bit PPG × 3 channels
  - $\hfill \hfill \hfill$
  - □ 16-bit reload timer × 1 channel (can work independently or together with the multi-pulse generator)
  - □ Time-base timer × 1 channel
  - Watch prescaler × 1 channel
- UART/SIO × 1 channel
  - □ Full duplex double buffer
  - Capable of clock asynchronous (UART) serial data transfer and clock synchronous (SIO) serial data transfer
- I<sup>2</sup>C bus interface × 1 channel
  - Built-in wake-up function
- Multi-pulse generator (MPG) (for DC motor control) × 1 channel
  - □ 16-bit reload timer × 1 channel
  - ☐ 16-bit PPG timer × 1 channel

 Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)

#### **■ LIN-UART**

- Full duplex double buffer
- Capable of clock asynchronous serial data transfer and clock synchronous serial data transfer
- External interrupt
  - □ FPT-44P-M25: 7 channels
- ☐ FPT-48P-M49, FPT-52P-M02, LCC-48P-M11: 8 channels
- Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
- Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter
  - FPT-44P-M25: 8 channels
  - FPT-48P-M49, FPT-52P-M02, LCC-48P-M11: 12 channels
- 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) modes
  - There are four standby modes as follows:
    - Stop mode
  - Sleep mode
  - Watch mode
  - Time-base timer mode
  - In standby mode, two further options can be selected: normal standby mode and deep standby mode.
- I/O port
  - FPT-44P-MTH ,FPT-44P-M25 (number of I/O ports: 41)
    - General-purpose I/O ports (CMOS I/O):37
    - General-purpose I/O ports (N-ch open drain):4
  - FPT-48P-M49, FPT-52P-M02, LCC-48P-M11 (number of I/O ports: 45)
    - General-purpose I/O ports (CMOS I/O):41
    - General-purpose I/O ports (N-ch open drain):4
- On-chip debug
  - 1-wire serial control
  - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
  - Built-in software watchdog timer
- Power-on reset
  - A power-on reset is generated when the power is switched on.
- Low-voltage detection (LVD) reset circuit
  - ☐ The LVD function is enabled by default. For details, see "20.2 Recommended Operating Conditions" in "Electrical Characteristics".



- ☐ The LVD function can be controlled through software.
- □ The LVD reset circuit control register (LVDCC) enables or disables the LVD reset.
- The LVD reset circuit has an internal low-voltage detector. The combination of detection voltage and release voltage can be selected from four options.
- Comparator × 2 channels
  - Built-in dedicated BGR
  - ☐ The comparator reference voltage can be selected between the BGR voltage and the comparator pin.

- Clock supervisor counter
  - Built-in clock supervisor counter
- Dual operation Flash memory
  - The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
  - Protects the content of the Flash memory.

Rev. A1.1 Page 3 of 126

# XT95F690K Series



## **Contents**

| Fe  | atures  | 2    |
|-----|---|------|
| Со  | ontents   | 4    |
| 1.  | Product Line-up   | 5    |
|     | Packages And Corresponding Products                       |      |
|     | Differences Among Products And Notes On Prod<br>Selection | duct |
| 4.  | Pin Assignment  | 9    |
| 5.  | Pin Functions (FPT-44P-MTH, FPT-44P-M25)                  | 12   |
| 6.  | Pin Functions (FPT-48P-M49, FPT-52P-M02)                  | 16   |
| 7.  | I/O Circuit Type  | 21   |
| 8.  | Handling Precautions                                      | 23   |
|     | 8.1 Precautions for Product Design                        |      |
|     | 8.2 Precautions for Package Mounting                      |      |
|     | 8.3 Precautions for Use Environment                       |      |
| 9.  | Notes On Device Handling                                  | 26   |
| 10  | . Pin Connection  | 27   |
| 11. | . Block Diagram (FPT-44P-MTH, FPT-44P-M25)                | 29   |
| 12  | . Block Diagram (FPT-48P-M49, FPT-52P-M02)                | 30   |

| 13. CPU Core  | . 31                         |
|---|------------------------------|
| 14. Memory Space  14.1 I/O area (addresses: 0x0000 to 0x007F) | . 32<br>) 32<br>. 32<br>. 32 |
| 15. Areas For Specific Applications                           | . 34                         |
| 16. I/O Map   | . 35                         |
| 17. I/O Ports   | . 42                         |
| 17.1 Port 0   | . 43                         |
| 17.2 Port 1   |                              |
| 17.3 Port 4   |                              |
| 17.4 Port 6   |                              |
| 17.6 Port F   |                              |
| 17.7 Port G   |                              |
| 18. Interrupt Source Table                                    | . 80                         |
| 19. Pin States In Each Mode                                   | . 81                         |
| 20. Electrical Characteristics                                | . 84                         |
| 20.1 Absolute Maximum Ratings                                 |                              |
| 20.2 Recommended Operating Conditions                         |                              |
| 20.3 DC Characteristics                                       | _                            |
| 20.4 AC Characteristics                                       |                              |
| 20.6 Flash Memory Program/Erase Characteristics               |                              |
| 21. Sample Characteristics                                    |                              |
| 22. Ordering Information                                      | 121                          |
| 23. Package Dimension   | 122                          |
| _   | 126                          |



# 1. Product Line-up

| Part number Parameter          | XT95F694K  | XT95F696K   | XT95F698K       |
|--------------------------------|--|---|-----------------|
| Туре                           |  | Flash memory product  |                 |
| Clock<br>supervisor<br>counter | It supervises the main clock oscilla   | ation and the subclock oscillation.   |                 |
| Flash memory capacity          | 20 Kbyte   | 36 Kbyte  | 60 Kbyte        |
| RAM capacity                   | 512 bytes  | 1 Kbyte   | 2 Kbyte         |
| Power-on reset                 |  | Yes   |                 |
| Low-voltage<br>detection reset |  | Controlled through software   |                 |
| Reset input                    |  | Selected through software   |                 |
| CPU functions                  | <ul> <li>Number of basic instructions</li> <li>Instruction bit length</li> <li>Instruction length</li> <li>Data bit length</li> <li>Minimum instruction execution ti</li> <li>Interrupt processing time</li> </ul>                   | : 136<br>: 8 bits<br>: 1 to 3 bytes<br>: 1, 8 and 16 bits<br>me : 61.5 ns (machine clock freque<br>: 0.6 µs (machine clock freque |                 |
| General-                       | <ul> <li>FPT-44P-MTH, FPT-44P-M25</li> <li>I/O port : 41</li> <li>CMOS I/O : 37</li> <li>N-ch open drain : 4</li> <li>FPT-48P-M49, FPT-52P-M02</li> <li>I/O port : 45</li> <li>CMOS I/O : 41</li> <li>N-ch open drain : 4</li> </ul> |   |                 |
| Time-base timer                | Interval time: 0.256 ms to 8.3 s (ex   | kternal clock frequency = 4 MHz)  |                 |
| software                       | <ul> <li>Reset generation cycle</li> <li>Main oscillation clock at 10 MH</li> <li>The sub-CR clock can be used a</li> </ul>  | , ,   | watchdog timer. |
| Wild register                  | It can be used to replace 3 bytes of   | of data.  |                 |
|                                | <ul> <li>A wide range of communication :</li> <li>It has a full duplex double buffer.</li> <li>Both clock synchronous serial da</li> <li>The LIN function can be used as</li> </ul>  | ta transfer and clock asynchronous  |                 |
| 0/10 hit                       | <ul><li>FPT-44P-MTH, FPT-44P-M25: 8</li><li>FPT-48P-M49, FPT-52P-M02: 12</li></ul>   |   |                 |
|                                | 8-bit or 10-bit resolution can be se   | lected.   |                 |

Rev. A1.1 Page 5 of 126



| Part number Parameter                                 | XT95F694K   | XT95F696K   | XT95F698K                         |  |  |  |  |  |  |  |
|---|---|---|-----------------------------------|--|--|--|--|--|--|--|
|   | 2 channels  |   |                                   |  |  |  |  |  |  |  |
| 8/16-bit<br>composite timer                           | <ul> <li>It has the following functions: inte<br/>function.</li> </ul>  | Count clock: it can be selected from internal clocks (seven types) and external clocks. |                                   |  |  |  |  |  |  |  |
| External  | <ul><li>FPT-44P-MTH, FPT-44P-M25: 7</li><li>FPT-48P-M49, FPT-52P-M02: 8</li></ul>   |   |                                   |  |  |  |  |  |  |  |
| interrupt   | <ul><li>Interrupt by edge detection (The</li><li>It can be used to wake up the de</li></ul>   | rising edge, falling edge, and both<br>evice from different standby modes               |                                   |  |  |  |  |  |  |  |
| On-chip debug   | <ul><li>1-wire serial control</li><li>It supports serial writing (asynch</li></ul>  | ronous mode).   |                                   |  |  |  |  |  |  |  |
|   | 1 channel   |   |                                   |  |  |  |  |  |  |  |
| UART/SIO  | <ul> <li>Data transfer with UART/SIO is enabled.</li> <li>It has a full duplex double buffer, variable data length (5/6/7/8 bits), an internal baud rate generator and an error detection function.</li> <li>It uses the NRZ type transfer format.</li> <li>LSB-first data transfer and MSB-first data transfer are available to use.</li> <li>Both clock asynchronous (UART) serial data transfer and clock synchronous (SIO) serial data transfer are enabled.</li> </ul> |   |                                   |  |  |  |  |  |  |  |
|   | 1 channel   |   |                                   |  |  |  |  |  |  |  |
| I <sup>2</sup> C bus<br>interface                     | <ul> <li>Master/slave transmission and re</li> <li>It has the following functions: bus<br/>function, wake-up function, and f</li> </ul>   |   |                                   |  |  |  |  |  |  |  |
|   | 3 channels  |   |                                   |  |  |  |  |  |  |  |
| 8/16-bit PPG  | <ul><li>Each channel can be used as an</li><li>The counter operating clock can</li></ul>  |   |                                   |  |  |  |  |  |  |  |
|   | 1 channel   |   |                                   |  |  |  |  |  |  |  |
| 16-bit PPG<br>timer                                   | <ul> <li>PWM mode and one-shot mode are available to use.</li> <li>The counter operating clock can be selected from eight clock sources.</li> <li>It supports external trigger start.</li> <li>It can work independently or together with the multi-pulse generator.</li> </ul>   |   |                                   |  |  |  |  |  |  |  |
|   | 1 channel   |   |                                   |  |  |  |  |  |  |  |
| 16-bit reload<br>timer                                | <ul> <li>Two clock modes and two counter operating modes are available to use.</li> <li>It can output square wave.</li> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>Two counter operating modes: reload mode and one-shot mode</li> <li>It can work independently or together with the multi-pulse generator.</li> </ul>   |   |                                   |  |  |  |  |  |  |  |
| Multi-pulse<br>generator (for<br>DC motor<br>control) | <ul> <li>16-bit PPG timer: 1 channel</li> <li>16-bit reload timer operations: to</li> <li>Event counter: 1 channel</li> <li>Waveform sequencer (including)</li> </ul>   |   | fer and a compare clear function) |  |  |  |  |  |  |  |

Rev. A1.1 Page 6 of 126



| Part number Parameter | XT95F694K  | XT95F69   | 6K          |             | XT95F698K            |  |  |  |  |  |  |
|-----------------------|--|---|-------------|-------------|----------------------|--|--|--|--|--|--|
|                       | Eight different time intervals can be selected.  |   |             |             |                      |  |  |  |  |  |  |
|                       | 2 channels   |   |             |             |                      |  |  |  |  |  |  |
| Comparator            | The reference voltage of each char pin.  | nnel can be selected  | between the | BGR voltage | e and the comparator |  |  |  |  |  |  |
| Flash memory          | <ul> <li>suspend/erase-resume comman</li> <li>It has a flag indicating the comple</li> <li>Flash security feature for protect</li> </ul> | suspend/erase-resume commands.  It has a flag indicating the completion of the operation of Embedded Algorithm.  Flash security feature for protecting the content of the Flash memory  Number of program/erase cycles 1000 10000 |             |             |                      |  |  |  |  |  |  |
| Standby mode          | <ul><li>Stop mode</li><li>Sleep mode</li><li>Watch mode</li><li>Time-base timer mode</li></ul>   | There are four standby modes as follows: Stop mode Sleep mode Watch mode  |             |             |                      |  |  |  |  |  |  |
|                       | FPT-44P-MTH, FPT-44P-M25<br>FPT-48P-M49, FPT-52P-M02   |   |             |             |                      |  |  |  |  |  |  |

# 2. Packages And Corresponding Products

| Part number Package | XT95F694K | XT95F696K | XT95F698K |
|---------------------|-----------|-----------|-----------|
| FPT-44P-M25         |           |           | О         |
| FPT-48P-M49         |           |           | 0         |
| FPT-52P-M02         |           |           | 0         |
| FPT-44P-MTH         |           |           | 0         |

O: Available

Rev. A1.1 Page 7 of 126



# 3. Differences Among Products And Notes On Product Selection

#### Current consumption

When using the on-chip debug function, take account of the current consumption of Flash memory program/erase. For details of current consumption, see "Electrical Characteristics".

#### Package

For details of information on each package, see "Packages And Corresponding Products" and "Package Dimension".

#### · Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of operating voltage, see "Electrical Characteristics".


#### • On-chip debug function

The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 25 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in "New 8 bit XT95F690K Series Hardware Manual".

Rev. A1.1 Page 8 of 126



# 4. Pin Assignment




<sup>\*1:</sup> High-current pin (8 mA/12 mA)

Rev. A1.1 Page 9 of 126

<sup>\*2:</sup> The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in the SYSC register.






<sup>\*1:</sup> High-current pin (8 mA/12 mA)

Rev. A1.1 Page 10 of 126

<sup>\*2:</sup> The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in the SYSC register.





<sup>\*1:</sup> High-current pin (8 mA/12 mA)

Rev. A1.1 Page 11 of 126

<sup>\*2:</sup> The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in. the SYSC register.



# 5. Pin Functions (FPT-44P-MTH, FPT-44P-M25)

|         |  | I/O               |   |                              | I/O type   |      |      |
|---------|--|-------------------|---|------------------------------|--|------|------|
| Pin no. | Pin name                                     | circuit<br>type*1 | Function  | Input                        | Output   | OD*2 | PU*3 |
| 1       | Vss  | _                 | Power supply pin (GND)  | _                            |  |      | _    |
|         | PG2  | -                 | General-purpose I/O port  |                              |  |      |      |
| 2       | X1A  |                   | Subclock I/O oscillation pin  | Hysteresis                   | CMOS   |      | О    |
| 2       | SNI2   |                   | Trigger input pin for the position detection function of the MPG waveform sequencer | 11/01010010                  | Civico   |      |      |
|         | PG1  |                   | General-purpose I/O port  |                              |  |      |      |
| 3       | X0A  | С                 | Subclock input oscillation pin  | Hysteresis                   | CMOS   |      | О    |
| 3       | SNI1   |                   | Trigger input pin for the position detection function of the MPG waveform sequencer |                              | ONIOO  |      |      |
| 4       | Vcc  | _                 | Power supply pin  | _                            |  |      | _    |
| 5       | С  |                   | Decoupling capacitor connection pin   | _                            |  |      | _    |
|         | P40  | _                 | General-purpose I/O port  | Hysteresis/                  | CMOS   | _    |      |
| 6       | AN08   | Е                 | 8/10-bit A/D converter analog input pin   | analog                       |  |      | О    |
| _       | P44  |                   | General-purpose I/O port  |                              |  | _    | _    |
| 7       | TO1  | F                 | 16-bit reload timer ch. 1 output pin  | Hysteresis                   | CMOS   |      | О    |
|         | P45  | F                 | General-purpose I/O port  | 11 - ( ' -                   | CMOC   |      |      |
| 8       | SCK  |                   | LIN-UART clock I/O pin  | - Hysteresis                 | CMOS   |      | О    |
|         | P46  | _                 | General-purpose I/O port  | 11 -1                        | s CMOS   |      |      |
| 9       | SOT  | F                 | LIN-UART data output pin  | <ul><li>Hysteresis</li></ul> |  |      | О    |
| 10      | P47  | ı                 | General-purpose I/O port  | CMOS                         | CMOS   |      | 0    |
| 10      | SIN  | ı                 | LIN-UART data input pin   | CIVIOS                       | CIVIOS   |      | О    |
| 11      | P10  | F                 | General-purpose I/O port  | Lhatorooio                   |  |      |      |
| 11      | PPG10  | Г                 | 8/16-bit PPG ch. 1 output pin   | <ul><li>Hysteresis</li></ul> | CIVIOS   |      | О    |
| 12      | P11  | F                 | General-purpose I/O port  | - Hysteresis                 | CMOS   |      | 0    |
| 12      | PPG11  | Г                 | 8/16-bit PPG ch. 1 output pin   | Tiysteresis                  | CIVIOS   |      |      |
| 13      | P12  | G                 | General-purpose I/O port  | - Hysteresis                 | CMOS   | О    |      |
| 10      | DBG  | J                 | DBG input pin   | Tiyateresis                  | s CMOS s CMOS cMOS cMOS cMOS cMOS cMOS cMOS cMOS c | O    |      |
| 14      | P13  | F                 | General-purpose I/O port  | – Hysteresis                 | CMOS   |      | 0    |
| 17      | PPG00  | '                 | 8/16-bit PPG ch. 0 output pin   | Trystorosis                  | OWICO  |      |      |
| 15      | P14 F General-purpose I/O port Hysteresis CM |                   | CMOS  |                              | О  |      |      |
| 10      | PPG01  |                   | 8/16-bit PPG ch. 0 output pin   | Tiyatorcaia                  | OWICO  |      | O    |
| 16      | P15  | F                 | General-purpose I/O port  | - Hysteresis                 | CMOS   |      | О    |
| 10      | PPG20  | '                 | 8/16-bit PPG ch. 2 output pin   | Trysteresis                  | CIVIOS   |      |      |
| 17      | P16  | F                 | General-purpose I/O port  | - Hysteresis                 | CMOS   |      | О    |
| .,      | PPG21  | '                 | 8/16-bit PPG ch. 2 output pin   | Tryotorosis                  | CIVIOS   |      |      |

Rev. A1.1 Page 12 of 126



|         |          | I/O                            |   |                 | I/O type |      |      |  |
|---------|----------|--------------------------------|---|-----------------|----------|------|------|--|
| Pin no. | Pin name | circuit<br>type*1              | Function  | Input           | Output   | OD*2 | PU*3 |  |
|         | P17      |                                | General-purpose I/O port  |                 |          |      |      |  |
| 18      | SNI0     | F                              | Trigger input pin for the position detection function of the MPG waveform sequencer | Hysteresis      | CMOS     | _    | О    |  |
| 19      | P70      | F                              | General-purpose I/O port  | Hysteresis      | CMOS     |      | 0    |  |
| 19      | TO00     | 「                              | 8/16-bit composite timer ch. 0 output pin   | Hysteresis      | CMOS     |      | О    |  |
| 20      | P71      | F                              | General-purpose I/O port  | Llyotoropio     | CMOS     |      | 0    |  |
| 20      | TO01     |                                | 8/16-bit composite timer ch. 0 output pin   | Hysteresis      | CIVIOS   | _    | О    |  |
| 24      | P72      | 11                             | General-purpose I/O port  | CMOC            | CMOS     | 0    |      |  |
| 21      | SCL      | Н                              | I <sup>2</sup> C bus interface ch. 0 clock I/O pin                                  | CMOS            | CMOS     | О    | _    |  |
| 20      | P73      | Н                              | General-purpose I/O port  | CMOC            | CMOS     | 0    |      |  |
| 22      | SDA      |                                | I <sup>2</sup> C bus interface ch. 0 data I/O pin                                   | CMOS            | CMOS     | О    | _    |  |
| 00      | P74      | F                              | General-purpose I/O port  | I locata na ais | CMOC     |      |      |  |
| 23      | EC0      |                                | 8/16-bit composite timer ch. 0 clock input pin                                      | Hysteresis      | CMOS     |      | О    |  |
| 0.4     | P75      | F                              | General-purpose I/O port  |                 | 01400    |      |      |  |
| 24      | UCK0     |                                | UART/SIO ch. 0 clock I/O pin  | Hysteresis      | CMOS     | _    | О    |  |
|         | P76      | _                              | General-purpose I/O port  |                 | 01100    | _    |      |  |
| 25      | ⊢—— F ⊢  | UART/SIO ch. 0 data output pin | Hysteresis  | CMOS            | _        | О    |      |  |
|         | P77      |                                | General-purpose I/O port  |                 | 01400    |      |      |  |
| 26      | UI0      | l                              | UART/SIO ch. 0 data input pin   | Hysteresis      | CMOS     | _    | О    |  |
| 27      | P60      | D                              | General-purpose I/O port<br>High-current pin  | Hysteresis      | CMOS     | _    | О    |  |
|         | DTTI     |                                | MPG waveform sequencer input pin  |                 |          |      |      |  |
| 28      | P61      | D                              | General-purpose I/O port<br>High-current pin  | Hysteresis      | CMOS     | _    | О    |  |
|         | TI1      |                                | 16-bit reload timer ch. 1 input pin   |                 |          |      |      |  |
|         | P62      |                                | General-purpose I/O port<br>High-current pin  |                 |          |      |      |  |
| 29      | OPT0     | D                              | MPG waveform sequencer output pin   | Hysteresis      | CMOS     |      | О    |  |
|         | PPG00    |                                | 8/16-bit PPG ch. 0 output pin   |                 |          |      |      |  |
|         | TO10     |                                | 8/16-bit composite timer ch. 1 output pin   |                 |          |      |      |  |
|         | P63      |                                | General-purpose I/O port<br>High-current pin  |                 |          |      |      |  |
| 30      | OPT1     | D                              | MPG waveform sequencer output pin   | Hysteresis      | CMOS     |      | О    |  |
|         | PPG01    |                                | 8/16-bit PPG ch. 0 output pin   | 1               |          |      |      |  |
|         | TO11     |                                | 8/16-bit composite timer ch. 1 output pin   | 1               |          |      |      |  |

Rev. A1.1 Page 13 of 126



|                |          | I/O               |  |                         | I/O type |      |      |
|----------------|----------|-------------------|--|-------------------------|----------|------|------|
| Pin no.        | Pin name | circuit<br>type*1 | Function   | Input                   | Output   | OD*2 | PU*3 |
|                | P64      |                   | General-purpose I/O port<br>High-current pin                     |                         | CMOS     |      |      |
| 31             | OPT2     | D                 | MPG waveform sequencer output pin                                | Hysteresis              |          |      | О    |
|                | PPG10    |                   | 8/16-bit PPG ch. 1 output pin                                    | ]                       |          |      |      |
|                | EC1      |                   | 8/16-bit composite timer ch. 1 clock input pin                   |                         |          |      |      |
| 20             | P65      | -                 | General-purpose I/O port<br>High-current pin                     | 11 -11 -12              | 01400    |      |      |
| 32             | OPT3     | D                 | MPG waveform sequencer output pin                                | Hysteresis              | CMOS     | _    | О    |
|                | PPG11    |                   | 8/16-bit PPG ch. 1 output pin                                    |                         |          |      |      |
|                | P66      |                   | General-purpose I/O port<br>High-current pin                     |                         |          |      |      |
| 33             | OPT4     | D                 | MPG waveform sequencer output pin                                | Hysteresis              | CMOS     | _    | О    |
|                | PPG20    |                   | 8/16-bit PPG ch. 2 output pin                                    |                         |          |      |      |
|                | PPG1     |                   | 16-bit PPG timer ch. 1 output pin                                |                         |          |      |      |
|                | P67      |                   | General-purpose I/O port<br>High-current pin                     |                         | CMOS     |      |      |
| 34             | OPT5     | D                 | MPG waveform sequencer output pin                                | Hysteresis              |          | _    | О    |
| J <del>4</del> | PPG21    |                   | 8/16-bit PPG ch. 2 output pin                                    |                         |          |      |      |
|                | TRG1     |                   | 16-bit PPG timer ch. 1 trigger input pin                         |                         |          |      |      |
|                | P00      |                   | General-purpose I/O port   |                         |          |      |      |
|                | INT00    |                   | External interrupt input pin                                     | - Hysteresis/<br>analog | CMOS     |      |      |
| 35             | AN00     | Е                 | 8/10-bit A/D converter analog input pin                          |                         |          |      | О    |
|                | CMP0_P   |                   | Comparator ch. 0 non-inverting analog input (positive input) pin |                         |          |      |      |
|                | P01      |                   | General-purpose I/O port   |                         |          |      |      |
|                | INT01    |                   | External interrupt input pin                                     | 11 -1                   |          |      |      |
| 36             | AN01     | Е                 | 8/10-bit A/D converter analog input pin                          | Hysteresis/ analog      | CMOS     | _    | О    |
|                | CMP0_N   |                   | Comparator ch. 0 inverting analog input (negative input) pin     | _ amaneg                |          |      |      |
|                | P02      |                   | General-purpose I/O port   |                         |          |      |      |
| 07             | INT02    | _                 | External interrupt input pin                                     | Hysteresis/             | 01400    |      |      |
| 37             | AN02     | Е                 | 8/10-bit A/D converter analog input pin                          | analog                  | CMOS     | _    | О    |
|                | CMP0_O   |                   | Comparator ch. 0 digital output pin                              | =                       |          |      |      |
|                | P03      |                   | General-purpose I/O port   |                         |          |      |      |
|                | INT03    |                   | External interrupt input pin                                     | 1                       |          |      |      |
| 38             | AN03     | Е                 | 8/10-bit A/D converter analog input pin                          | Hysteresis/ analog      | CMOS     | —    | О    |
|                | CMP1_P   |                   | Comparator ch. 1 non-inverting analog input (positive input) pin | analog                  |          |      |      |

Rev. A1.1 Page 14 of 126



|         |          | I/O               |  |                       | I/O type |      |      |  |  |  |
|---------|----------|-------------------|--|-----------------------|----------|------|------|--|--|--|
| Pin no. | Pin name | circuit<br>type*1 | Function   | Input                 | Output   | OD*2 | PU*3 |  |  |  |
|         | P04      |                   | General-purpose I/O port                                     |                       |          |      |      |  |  |  |
|         | INT04    |                   | External interrupt input pin                                 | CMOS/                 |          |      |      |  |  |  |
| 39      | AN04     | E                 | 8/10-bit A/D converter analog input pin                      | analog                | CMOS     | _    | О    |  |  |  |
|         | CMP1_N   |                   | Comparator ch. 1 inverting analog input (negative input) pin |                       |          |      |      |  |  |  |
|         | P05      |                   | General-purpose I/O port                                     | Hysteresis/ analog    |          |      |      |  |  |  |
| 40      | INT05    | E                 | External interrupt input pin                                 |                       | CMOS     |      |      |  |  |  |
| 40      | AN05     |                   | 8/10-bit A/D converter analog input pin                      |                       |          |      | О    |  |  |  |
|         | CMP1_O   |                   | Comparator ch. 1 digital output pin                          |                       |          |      |      |  |  |  |
|         | P06      |                   | General-purpose I/O port                                     | Hysteresis/<br>analog | CMOS     |      |      |  |  |  |
| 41      | INT06    | E                 | External interrupt input pin                                 |                       |          | —    | О    |  |  |  |
|         | AN06     |                   | 8/10-bit A/D converter analog input pin                      | analog                |          |      |      |  |  |  |
| 42      | PF2      | Α                 | General-purpose I/O port                                     | Livetorosia           | CMOS     | 0    |      |  |  |  |
| 42      | RST      |                   | Reset pin  | Hysteresis            | CIVIOS   |      |      |  |  |  |
| 43      | PF0      | В                 | General-purpose I/O port                                     | Livetorosia           | CMOS     |      |      |  |  |  |
| 43      | X0       |                   | Main clock input oscillation pin                             | Hysteresis            | CMOS     |      |      |  |  |  |
| 44      | PF1      | В                 | General-purpose I/O port                                     | Livetorosia           | CMOS     |      |      |  |  |  |
| 44      | X1       | D                 | Main clock I/O oscillation pin                               | Hysteresis            | CIVIOS   |      |      |  |  |  |

O: Available

Page 15 of 126 Rev. A1.1

<sup>\*1:</sup> For the I/O circuit types, see "I/O Circuit Type".
\*2: N-ch open drain
\*3: Pull-up



# 6. Pin Functions (FPT-48P-M49, FPT-52P-M02)

| Pin no.  |          |          | I/O                           |   |                       | I/O type |      |      |
|----------|----------|----------|-------------------------------|---|-----------------------|----------|------|------|
| LQFP48*1 | LQFP52*3 | Pin name | circuit<br>type*4             | Function  | Input                 | Output   | OD*5 | PU*6 |
|          |          | PG2      |                               | General-purpose I/O port  |                       |          |      |      |
|          |          | X1A      |                               | Subclock I/O oscillation pin  |                       |          |      |      |
| 1        | 1        | SNI2     | С                             | Trigger input pin for the position detection function of the MPG waveform sequencer | Hysteresis            | CMOS     |      | О    |
|          |          | PG1      |                               | General-purpose I/O port  |                       |          |      |      |
| _        |          | X0A      |                               | Subclock input oscillation pin  |                       |          |      |      |
| 2        | 2        | SNI1     | С                             | Trigger input pin for the position detection function of the MPG waveform sequencer | Hysteresis            | CMOS     |      | О    |
| 3        | 3        | Vcc      | _                             | Power supply pin  | _                     | _        |      | _    |
| 4        | 4        | С        | _                             | Decoupling capacitor connection pin   | _                     | _        | _    | _    |
|          |          | P40      |                               | General-purpose I/O port  | Uvotoroojo/           |          |      |      |
| 5        | 5        | AN08     | Е                             | 8/10-bit A/D converter analog input pin   | Hysteresis/<br>analog | CMOS     | _    | О    |
|          |          | P41      |                               | General-purpose I/O port  | Hysteresis/<br>analog |          |      |      |
| 6        | 6        | AN09     | E                             | 8/10-bit A/D converter analog input pin   |                       | CMOS     |      | О    |
| _        | 7        | NC       |                               | It is an internally connected pin.<br>Always leave it unconnected.                  | _                     | _        | _    | _    |
|          |          | P42      |                               | General-purpose I/O port  | Hysteresis/           |          |      |      |
| 7        | 8        | AN10     | Е                             | 8/10-bit A/D converter analog input pin   | analog                | CMOS     | _    | О    |
|          |          | P43      |                               | General-purpose I/O port  | Hysteresis/           |          |      |      |
| 8        | 9        | AN11     | Е                             | 8/10-bit A/D converter analog input pin   | analog                | CMOS     | _    | О    |
|          |          | P44      |                               | General-purpose I/O port  |                       |          |      |      |
| 9        | 10       | TO1      | F                             | 16-bit reload timer ch. 1 output pin  | Hysteresis            | CMOS     | _    | О    |
| 10       | 11       | P45      | F                             | General-purpose I/O port  | Hysteresis            | CMOS     |      | О    |
| 10       | 11       | SCK      | -                             | LIN-UART clock I/O pin  | Trysteresis           | CIVIOS   |      |      |
| 11       | 12       | P46      | F                             | General-purpose I/O port  | Hysteresis            | CMOS     |      | О    |
| 11       | 12       | SOT      | '                             | LIN-UART data output pin  | 11901010010           | 211100   |      |      |
| 12       | 13       | P47      | I                             | General-purpose I/O port  | CMOS                  | CMOS     |      | О    |
| 12       | .0       | SIN      | •                             | LIN-UART data input pin   | 0.000                 | CIVIOS   |      |      |
| 13       | 14       | P10      | F                             | General-purpose I/O port  | Hysteresis            | CMOS     |      | О    |
| . •      | • •      | PPG10    | 8/16-bit PPG ch. 1 output pin | 1,7310,0010   | CIMOS                 |          |      |      |

Rev. A1.1 Page 16 of 126



| Pin no.  |          |                         | I/O |   |             | I/O type |      |      |
|----------|----------|-------------------------|-----|---|-------------|----------|------|------|
| LQFP48*1 | LQFP52*3 | Pin name circuit type*4 |     | Function  | Input       | Output   | OD*5 | PU*6 |
| 14       | 15       | P11                     | F   | General-purpose I/O port  | Lluotoropio | CMOS     |      | 0    |
| 14       | 15       | PPG11                   | Г   | 8/16-bit PPG ch. 1 output pin   | Hysteresis  | CIVIOS   |      | О    |
| 15       | 16       | P12                     | G   | General-purpose I/O port  | Hysteresis  | CMOS     | О    |      |
| 15       | 10       | DBG                     | G   | DBG input pin   | Trysteresis | CIVIOS   |      | _    |
| 16       | 17       | P13                     | F   | General-purpose I/O port  | Hysteresis  | CMOS     |      | 0    |
| 10       | 17       | PPG00                   | •   | 8/16-bit PPG ch. 0 output pin   | Trysteresis | CIVIOS   |      | U    |
| 17       | 18       | P14                     | F   | General-purpose I/O port  | Hysteresis  | CMOS     |      | 0    |
| 17       | 10       | PPG01                   | -   | 8/16-bit PPG ch. 0 output pin   | Trysteresis | CIVIOS   |      | U    |
| 18       | 19       | P15                     | F   | General-purpose I/O port  | Hysteresis  | CMOS     |      | 0    |
| 10       | 13       | PPG20                   | •   | 8/16-bit PPG ch. 2 output pin   | Trystorosis | OWICO    |      | U    |
|          | 20       | NC                      |     | It is an internally connected pin.<br>Always leave it unconnected.                  | _           | _        | _    | _    |
| 19       | 21       | P16                     | F   | General-purpose I/O port  | Hysteresis  | CMOS     |      | 0    |
| 19       | 21       | PPG21                   | Г   | 8/16-bit PPG ch. 2 output pin   | Hysteresis  | CIVIOS   |      | О    |
|          |          | P17                     |     | General-purpose I/O port  |             |          |      |      |
| 20       | 22       | SNI0                    | F   | Trigger input pin for the position detection function of the MPG waveform sequencer | Hysteresis  | CMOS     | _    | О    |
|          |          | P70                     |     | General-purpose I/O port  |             |          |      |      |
| 21       | 23       | TO00                    | F   | 8/16-bit composite timer ch. 0 output pin   | Hysteresis  | CMOS     | _    | О    |
|          |          | P71                     |     | General-purpose I/O port  |             |          |      |      |
| 22       | 24       | TO01                    | F   | 8/16-bit composite timer ch. 0 output pin   | Hysteresis  | CMOS     | _    | О    |
|          |          | P72                     |     | General-purpose I/O port  |             |          |      |      |
| 23       | 25       | SCL                     | Н   | I <sup>2</sup> C bus interface ch. 0 clock I/O pin                                  | CMOS        | CMOS     | О    | _    |
|          |          | P73                     |     | General-purpose I/O port  |             |          |      |      |
| 24       | 26       | SDA                     | Н   | I <sup>2</sup> C bus interface ch. 0 data I/O pin                                   | CMOS        | CMOS     | О    | _    |
|          |          | P74                     |     | General-purpose I/O port  |             |          |      |      |
| 25       | 27       | EC0                     | F   | 8/16-bit composite timer ch. 0 clock input pin                                      | Hysteresis  | CMOS     | _    | О    |
| 26       | 20       | P75                     | F   | General-purpose I/O port  | Uvotoroois  | CMOS     |      |      |
| 26       | 28       | UCK0                    | r   | UART/SIO ch. 0 clock I/O pin  | Hysteresis  | CIVIOS   |      | О    |
| 27       | 20       | P76                     | F   | General-purpose I/O port  | Lyctorocio  | CMOS     |      |      |
| 27       | 29       | UO0                     | Г   | UART/SIO ch. 0 data output pin  | Hysteresis  | CMOS     |      | О    |

Rev. A1.1 Page 17 of 126



| Pin      | no.      |          | I/O               |  | I/O type    |              |          |      |  |
|----------|----------|----------|-------------------|--|-------------|--------------|----------|------|--|
| LQFP48*1 | LQFP52*3 | Pin name | circuit<br>type*4 | Function   | Input       | Output       | OD*5     | PU*6 |  |
| 28       | 30       | P77      | ı                 | General-purpose I/O port   | Hysteresis  | CMOS         |          | О    |  |
| 20       | 30       | UI0      | '                 | UART/SIO ch. 0 data input pin                                      | Tiysteresis | CIVIOS       |          | U    |  |
| 29       | 31       | P60      | D                 | General-purpose I/O port<br>High-current pin                       | Hysteresis  | CMOS         |          | _ 0  |  |
| 20       | 01       | DTTI     | נ                 | MPG waveform sequencer input pin                                   | Tryotoroolo | CIVIOS       |          |      |  |
| 30       | 32       | P61      | D                 | General-purpose I/O port<br>High-current pin                       | Hysteresis  | CMOS         | _        | О    |  |
|          |          | TI1      |                   | 16-bit reload timer ch. 1 input pin                                |             |              |          |      |  |
| _        | 33       | NC       | 1                 | It is an internally connected pin.<br>Always leave it unconnected. | -           | _            | _        | _    |  |
|          |          | P62      |                   | General-purpose I/O port<br>High-current pin                       |             | CMOS —       |          |      |  |
| 31       | 34       | OPT0     | D                 | MPG waveform sequencer output pin                                  | Hysteresis  | CMOS         | CMOS — C | О    |  |
|          |          | PPG00    |                   | 8/16-bit PPG ch. 0 output pin                                      |             |              |          |      |  |
|          |          | TO10     |                   | 8/16-bit composite timer ch. 1 output pin                          |             |              |          |      |  |
|          |          | P63      |                   | General-purpose I/O port<br>High-current pin                       |             | sis CMOS — O |          |      |  |
| 32       | 35       | OPT1     | D                 | MPG waveform sequencer output pin                                  | Hysteresis  |              | О        |      |  |
|          |          | PPG01    |                   | 8/16-bit PPG ch. 0 output pin                                      | pin         |              |          |      |  |
|          |          | TO11     |                   | 8/16-bit composite timer ch. 1 output pin                          |             |              |          |      |  |
|          |          | P64      |                   | General-purpose I/O port<br>High-current pin                       |             |              | CMOS —   |      |  |
| 33       | 36       | OPT2     | D                 | MPG waveform sequencer output pin                                  | Hysteresis  | CMOS         |          | О    |  |
|          |          | PPG10    |                   | 8/16-bit PPG ch. 1 output pin                                      |             |              |          |      |  |
|          |          | EC1      |                   | 8/16-bit composite timer ch. 1 clock input pin                     |             |              |          |      |  |
|          |          | P65      |                   | General-purpose I/O port<br>High-current pin                       |             |              |          |      |  |
| 34       | 37       | OPT3     | D                 | MPG waveform sequencer output pin                                  | Hysteresis  | CMOS         |          | О    |  |
|          |          | PPG11    |                   | 8/16-bit PPG ch. 1 output pin                                      |             |              |          |      |  |

Rev. A1.1 Page 18 of 126



| Pin      | no.      |                        | I/O                          |  | I/O type                |  |        |      |  |
|----------|----------|------------------------|------------------------------|--|-------------------------|--|--------|------|--|
| LQFP48*1 | LQFP52*3 | Pin name               | circuit<br>type*4            | Function   | Input                   | Output   | OD*5   | PU*6 |  |
| 35       | 38       | P66                    |                              | General-purpose I/O port<br>High-current pin                     | Hysteresis CMOS         | CMOS   | _      |      |  |
|          |          | OPT4                   |                              | MPG waveform sequencer output pin                                |                         |  |        | О    |  |
|          |          | PPG20                  |                              | 8/16-bit PPG ch. 2 output pin                                    |                         |  |        |      |  |
|          |          | PPG1                   |                              | 16-bit PPG timer ch. 1 output pin                                |                         |  |        |      |  |
|          |          | P67                    |                              | General-purpose I/O port<br>High-current pin                     |                         |  |        |      |  |
| 36       | 39       | OPT5                   | D                            | MPG waveform sequencer output pin                                | Hysteresis              | CMOS   | mos —  | О    |  |
|          |          | PPG21                  |                              | 8/16-bit PPG ch. 2 output pin                                    |                         |  |        |      |  |
|          |          | TRG1                   |                              | 16-bit PPG timer ch. 1 trigger input pin                         |                         |  |        |      |  |
|          |          | P00                    |                              | General-purpose I/O port   |                         |  |        | О    |  |
|          |          | INT00                  |                              | External interrupt input pin                                     |                         |  |        |      |  |
| 37       | 40       | AN00                   | Е                            | 8/10-bit A/D converter analog input pin                          | Hysteresis/<br>analog   | CMOS   | CMOS — |      |  |
|          |          | CMP0_P                 | P                            | Comparator ch. 0 non-inverting analog input (positive input) pin |                         |  |        |      |  |
|          |          | P01                    |                              | General-purpose I/O port   |                         |  |        |      |  |
|          |          | INT01 External interru | External interrupt input pin |  |                         |  |        |      |  |
| 38       | 41       | AN01                   | Е                            | 8/10-bit A/D converter analog input pin                          | analog                  | CMOS   | 8 —    | О    |  |
|          |          | CMP0_N                 |                              | Comparator ch. 0 inverting analog input (negative input) pin     |                         |  |        |      |  |
|          |          | P02                    |                              | General-purpose I/O port   |                         |  | _      |      |  |
|          |          | INT02                  |                              | External interrupt input pin                                     |                         |  |        | О    |  |
| 39       | 42       | AN02                   | Е                            | 8/10-bit A/D converter analog input pin                          | Hysteresis/<br>analog   | CMOS   |        |      |  |
|          |          | CMP0_O                 |                              | Comparator ch. 0 digital output pin                              |                         |  |        |      |  |
|          |          | P03                    |                              | General-purpose I/O port   |                         |  | _      |      |  |
|          |          | INT03                  |                              | External interrupt input pin                                     | Hysteresis/ analog CMOS |  |        | О    |  |
| 40       | 43       | AN03                   | Е                            | 8/10-bit A/D converter analog input pin                          |                         | CMOS   |        |      |  |
|          |          | CMP1_                  |                              | CMP1_P   |                         | Comparator ch. 1 non-inverting analog input (positive input) pin |        |      |  |

Rev. A1.1 Page 19 of 126



| Pin      | no.             |          | I/O                      |  |                       | I/O type                                |        |        |  |   |
|----------|-----------------|----------|--------------------------|--|-----------------------|---|--------|--------|--|---|
| LQFP48*1 | LQFP52*3        | Pin name | circuit<br>type*4        | Function   | Input                 | Output                                  | OD*5   | PU*6   |  |   |
|          |                 | P04      | General-purpose I/O port |  |                       |   |        |        |  |   |
|          |                 | INT04    |                          | External interrupt input pin                                       |                       |   | _      |        |  |   |
| 41       | 44              | AN04     |                          | 8/10-bit A/D converter analog input pin                            | CMOS/<br>analog       | CMOS                                    |        | О      |  |   |
|          |                 | CMP1_N   |                          | Comparator ch. 1 inverting analog input (negative input) pin       |                       |   |        |        |  |   |
|          |                 | P05      |                          | General-purpose I/O port   |                       |   |        |        |  |   |
|          |                 | INT05    |                          | External interrupt input pin                                       |                       |   | _      | О      |  |   |
| 42       | 45              | AN05     | Е                        | 8/10-bit A/D converter analog input pin                            | Hysteresis/<br>analog | CMOS                                    |        |        |  |   |
|          |                 | CMP1_O   |                          | Comparator ch. 1 digital output pin                                |                       |   |        |        |  |   |
| _        | 46              | NC       | _                        | It is an internally connected pin.<br>Always leave it unconnected. | _                     | _                                       | _      | _      |  |   |
|          | 47              | P06      | E                        | General-purpose I/O port   | Hysteresis/           | CMOS                                    |        |        |  |   |
| 43       |                 | INT06    |                          | External interrupt input pin                                       |                       |   |        | 0      |  |   |
| 10       | .,              | AN06     | AN06                     | AN06   |                       | 8/10-bit A/D converter analog input pin | analog | Civico |  | O |
|          |                 | P07      |                          | General-purpose I/O port   |                       |   | _      |        |  |   |
| 44       | 48              | INT07    | Е                        | External interrupt input pin                                       | Hysteresis/ CMO       | CMOS                                    |        | 0      |  |   |
|          | .0              | AN07     |                          | 8/10-bit A/D converter analog input pin                            | analog                | OWICO                                   |        | O      |  |   |
| 45       | 49              | PF2      | А                        | General-purpose I/O port   | Hysteresis            | CMOS                                    | 0      |        |  |   |
| 40       | <del>'1</del> 3 | RST      |                          | Reset pin  | TIYSICICSIS           | CIVICS                                  |        |        |  |   |
| 46       | 50              | PF0      | В                        | General-purpose I/O port   | - Hysteresis          | CMOS                                    |        |        |  |   |
| 70       |                 | X0       | נ                        | Main clock input oscillation pin                                   | Trysteresis           | CIVICO                                  |        |        |  |   |
| 47       | 51              | PF1      | PF1 B                    | General-purpose I/O port   | Hysteresis            | CMOS                                    |        |        |  |   |
| 71       | J1              | X1       | U                        | Main clock I/O oscillation pin                                     | 11931515313           | CIVICO                                  |        |        |  |   |
| 48       | 52              | Vss      | _                        | Power supply pin (GND)   | _                     | -                                       | _      | _      |  |   |

O: Available

Rev. A1.0 Page 20 of 128

<sup>\*1:</sup>FPT-48P-M49

<sup>\*3:</sup>FPT-52P-M11


<sup>\*4:</sup> For the I/O circuit types, see "I/O Circuit Type".

<sup>\*5:</sup> N-ch open drain

<sup>\*6:</sup> Pull-up




# 7. I/O Circuit Type



Rev. A1.0 Page 21 of 128





Rev. A1.0 Page 22 of 128



| Туре | Circuit                                       | Remarks  |
|------|---|--|
| I    | Pull-up control                               | <ul><li>CMOS output</li><li>CMOS input</li><li>Pull-up control</li></ul> |
|      | P-ch Digital output Digital output CMOS input |  |

### 8. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your XTX semiconductor devices.

#### 8.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### • Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

#### (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

#### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Rev. A1.0 Page 23 of 128



Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

#### • Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

#### Precautions Related to Usage of Devices

XTX semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 8.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under XTX's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to XTX recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Rev. A1.0 Page 24 of 128



#### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. XTX recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with XTX ranking of recommended conditions.

#### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
  - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, XTX packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the XTX recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M $\Omega$ ).
  - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

Rev. A1.0 Page 25 of 128



#### 8.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of XTX products in other special environmental conditions should consult with sales representatives.

## 9. Notes On Device Handling

#### Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "20.1 Absolute Maximum Ratings" of "Electrical Characteristics" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

## • Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

Rev. A1.0 Page 26 of 128



#### 10. Pin Connection

#### Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latchups. Always pull up or pull down an unused input pin through a resistor of at least  $2 \text{ k}\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

#### · Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the Vcc pin and the Vss pin to the power supply and ground outside the device. In addition, connect the current supply source to the Vcc pin and the Vss pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 µF as a bypass capacitor between the Vcc pin and the Vss pin at a location close to this device.

#### • DBG pin

Connect the DBG pin to an external pull-up resistor of 2 k $\Omega$  or above.

After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released.

The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

#### • RST pin


Connect the  $\overline{\mathsf{RST}}$  pin to an external pull-up resistor of 2 k $\Omega$  or above.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the interconnection length between a pull-up resistor and the RST pin and that between a pull-up resistor and the Vcc pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

#### • C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



Rev. A1.0 Page 27 of 128




• Note on serial communication

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, take measures such as adding a checksum to the end of data in order to detect errors. If an error is detected, retransmit the data.

Rev. A1.0 Page 28 of 128




# 11. Block Diagram (FPT-44P-MTH, FPT-44P-M25)



Rev. A1.0 Page 29 of 128



# 12. Block Diagram (FPT-48P-M49, FPT-52P-M02)



Rev. A1.0 Page 30 of 128



# 13. CPU Core

Memory space

The memory space of the XT95F690K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the XT95F690K Series are shown below.

Memory maps

|                      | XT95F694K  |  | XT95F696K  |  | XT95F698K  |
|----------------------|--|--|--|--|--|
| 0x0000               | I/O area Access prohibited RAM 512 bytes Registers | 0x0000  <br>0x0080  <br>0x0090  <br>0x0100  <br>0x0200 | I/O area Access prohibited RAM 1 Kbyte Registers | 0x0000 -<br>0x0080 -<br>0x0090 -<br>0x0100 -<br>0x0200 - | I/O area Access prohibited RAM 2 Kbyte Registers |
|                      | Access prohibited                                  | 0x0490 -   | Access prohibited                                | 0x0890 -   |  |
| 0x0F80               | Extended I/O area                                  | 0x0F80 -   | Extended I/O area                                | 0x0F80 -   | Access prohibited  Extended I/O area             |
| 0x1000 —<br>0x2000 — | Flash memory 4 Kbyte                               | 0x1000 -<br>0x2000 -                                   | Flash memory 4 Kbyte                             | 0x1000 -   |  |
|                      | Access prohibited                                  | 0x8000 -   | Access prohibited                                |  |  |
| 0xC000 —             |  |  | Flash memory 32 Kbyte                            |  | Flash memory 60 Kbyte                            |
| 0,0000               | Flash memory 16 Kbyte                              |  | rasir memory 32 Noyte                            |  |  |
| 0xFFFF               |  | 0xFFFF   |  | 0xFFFF   |  |

Rev. A1.0 Page 31 of 128



## 14. Memory Space

The memory space of the XT95F690K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas for specific applications such as general-purpose registers and a vector table.

#### 14.1 I/O area (addresses: 0x0000 to 0x007F)

- This area contains the control registers and data registers for built-in peripheral functions.
- As the I/O area forms part of the memory space, it can be accessed in the same way as the memory. It can also be accessed at high-speed by using direct addressing instructions.

#### 14.2 Extended I/O area (addresses: 0x0F80 to 0x0FFF)

- This area contains the control registers and data registers for built-in peripheral functions.
- As the extended I/O area forms part of the memory space, it can be accessed in the same way as the memory.

#### 14.3 Data area

- Static RAM is incorporated in the data area as the internal data area.
- The internal RAM size varies according to product.
- The RAM area from 0x0090 to 0x00FF can be accessed at high-speed by using direct addressing instructions.
- In XT95F698K, the area from 0x0090 to 0x047F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
- In XT95F696K, the area from 0x0090 to 0x047F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
- In XT95F694K, the area from 0x0090 to 0x028F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
- In XT95F694K/F696K/F698K, the area from 0x0100 to 0x01FF can be used as a general-purpose register area.


#### 14.4 Program area

- The Flash memory is incorporated in the program area as the internal program area.
- The Flash memory size varies according to product.
- The area from 0xFFC0 to 0xFFFF is used as the vector table.
- The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register.

Rev. A1.0 Page 32 of 128



## 14.5 Memory space map



Rev. A1.0 Page 33 of 128



# 15. Areas For Specific Applications

The general-purpose register area and vector table area are used for the specific applications.

- General-purpose register area (Addresses: 0x0100 to 0x01FF)
  - This area contains the auxiliary registers used for 8-bit arithmetic operations, transfer, etc.
  - As this area forms part of the RAM area, it can also be used as conventional RAM.
  - When the area is used as general-purpose registers, general-purpose register addressing enables high-speed access with short instructions.
- Non-volatile register data area (Addresses: 0xFFBB to 0xFFBF)
  - The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register. For details, refer to "CHAPTER 27 NON-VOLATILE REGISTER (NVR) INTERFACE" in "New 8 bit XT95F690K Series Hardware Manual".
- Vector table area (Addresses: 0xFFC0 to 0xFFFF)
  - This area is used as the vector table for vector call instructions (CALLV), interrupts, and resets.
  - The top of the Flash memory area is allocated to the vector table area. The start address of a service routine is set to an address in the vector table in the form of data.

"Interrupt Source Table" lists the vector table addresses corresponding to vector call instructions, interrupts, and resets.

For details, refer to "CHAPTER 4 RESET", "CHAPTER 5 INTERRUPTS" and "A.2 Special Instruction ■ Special Instruction ■ CALLV #vct" in "APPENDIX" in "New 8 bit XT95F690K Series Hardware Manual".

#### Direct bank pointer and access area

| Direct bank pointer (DP[2:0])       | Operand-specified dir | Access area        |
|-------------------------------------|-----------------------|--------------------|
| 0bXXX (It does not affect mapping.) | 0x0000 to 0x007F      | 0x0000 to 0x007F   |
| 0b000 (initial value)               | 0x0090 to 0x00FF      | 0x0090 to 0x00FF   |
| 0b001                               |                       | 0x0100 to 0x017F   |
| 0b010                               |                       | 0x0180 to 0x01FF   |
| 0b011                               |                       | 0x0200 to 0x027F   |
| 0b100                               | 0x0080 to 0x00FF      | 0x0280 to 0x02FF*1 |
| 0b101                               |                       | 0x0300 to 0x037F   |
| 0b110                               |                       | 0x0380 to 0x03FF   |
| 0b111                               |                       | 0x0400 to 0x047F*2 |

<sup>\*1:</sup> Due to the memory size limit, the available access area is up to "0x028F" in XT95F694K.

Rev. A1.0 Page 34 of 128

<sup>\*2:</sup> Due to the memory size limit, the available access area is up to "0x047F" in XT95F696K/F698K.



# 16. I/O Map

| Address                | Register abbreviation | Register name  | R/W | Initial value |
|------------------------|-----------------------|--|-----|---------------|
| 0x0000                 | PDR0                  | Port 0 data register                                 | R/W | 0b0000000     |
| 0x0001                 | DDR0                  | Port 0 direction register                            | R/W | 0b00000000    |
| 0x0002                 | PDR1                  | Port 1 data register                                 |     | 0b00000000    |
| 0x0003                 | DDR1                  | Port 1 direction register                            | R/W | 0b0000000     |
| 0x0004                 | _                     | (Disabled)   | _   | _             |
| 0x0005                 | WATR                  | Oscillation stabilization wait time setting register | R/W | 0b11111111    |
| 0x0006                 | PLLC                  | PLL control register                                 | R/W | 0b000X0000    |
| 0x0007                 | SYCC                  | System clock control register                        | R/W | 0bXXX11011    |
| 0x0008                 | STBC                  | Standby control register                             | R/W | 0b00000000    |
| 0x0009                 | RSRR                  | Reset source register                                | R/W | 0b000XXXXX    |
| 0x000A                 | TBTC                  | Time-base timer control register                     | R/W | 0b00000000    |
| 0x000B                 | WPCR                  | Watch prescaler control register                     | R/W | 0b00000000    |
| 0x000C                 | WDTC                  | Watchdog timer control register                      | R/W | 0b00XX0000    |
| 0x000D                 | SYCC2                 | System clock control register 2                      | R/W | 0bXXXX0011    |
| 0x000E                 | STBC2                 | Standby control register 2                           | R/W | 0b00000000    |
| 0x000F<br>to<br>0x0011 | _                     | (Disabled)   | _   | _             |
| 0x0012                 | PDR4                  | Port 4 data register                                 | R/W | 0b00000000    |
| 0x0013                 | DDR4                  | Port 4 direction register                            | R/W | 0b00000000    |
| 0x0014,<br>0x0015      | _                     | (Disabled)   | _   | _             |
| 0x0016                 | PDR6                  | Port 6 data register                                 | R/W | 0b00000000    |
| 0x0017                 | DDR6                  | Port 6 direction register                            | R/W | 0b00000000    |
| 0x0018                 | PDR7                  | Port 7 data register                                 | R/W | 0b00000000    |
| 0x0019                 | DDR7                  | Port 7 direction register                            | R/W | 0b00000000    |
| 0x001A<br>to<br>0x0027 | _                     | (Disabled)   | _   | _             |
| 0x0028                 | PDRF                  | Port F data register                                 | R/W | 0b00000000    |
| 0x0029                 | DDRF                  | Port F direction register                            | R/W | 0b00000000    |
| 0x002A                 | PDRG                  | Port G data register                                 | R/W | 0b00000000    |
| 0x002B                 | DDRG                  | Port G direction register                            | R/W | 0b00000000    |
| 0x002C                 | PUL0                  | Port 0 pull-up register                              | R/W | 0b00000000    |
| 0x002D                 | PUL1                  | Port 1 pull-up register                              | R/W | 0b00000000    |
| 0x002E,<br>0x002F      | _                     | (Disabled)   | _   | _             |

Rev. A1.0 Page 35 of 128



| Address           | Register abbreviation | Register name   | R/W | Initial value |
|-------------------|-----------------------|---|-----|---------------|
| 0x0030            | PUL4                  | Port 4 pull-up register                                   | R/W | 0b00000000    |
| 0x0031            | PUL6                  | Port 6 pull-up register                                   | R/W | 0b00000000    |
| 0x0032            | PUL7                  | Port 7 pull-up register                                   | R/W | 0b00000000    |
| 0x0033,<br>0x0034 | _                     | (Disabled)  | _   | _             |
| 0x0035            | PULG                  | Port G pull-up register                                   | R/W | 0b00000000    |
| 0x0036            | T01CR1                | 8/16-bit composite timer 01 status control register 1     | R/W | 0b00000000    |
| 0x0037            | T00CR1                | 8/16-bit composite timer 00 status control register 1     | R/W | 0b00000000    |
| 0x0038            | T11CR1                | 8/16-bit composite timer 11 status control register 1     | R/W | 0b00000000    |
| 0x0039            | T10CR1                | 8/16-bit composite timer 10 status control register 1     | R/W | 0b00000000    |
| 0x003A            | PC01                  | 8/16-bit PPG timer 01 control register                    | R/W | 0b00000000    |
| 0x003B            | PC00                  | 8/16-bit PPG timer 00 control register                    | R/W | 0b00000000    |
| 0x003C            | PC11                  | 8/16-bit PPG timer 11 control register                    | R/W | 0b00000000    |
| 0x003D            | PC10                  | 8/16-bit PPG timer 10 control register                    | R/W | 0b00000000    |
| 0x003E            | PC21                  | 8/16-bit PPG timer 21 control register                    | R/W | 0b00000000    |
| 0x003F            | PC20                  | 8/16-bit PPG timer 20 control register                    | R/W | 0b00000000    |
| 0x0040            | TMCSRH1               | 16-bit reload timer control status register (upper) ch. 1 | R/W | 0b00000000    |
| 0x0041            | TMCSRL1               | 16-bit reload timer control status register (lower) ch. 1 | R/W | 0b00000000    |
| 0x0042            | CMR0                  | Comparator control register ch. 0                         | R/W | 0b11000101    |
| 0x0043            | CMR1                  | Comparator control register ch. 1                         | R/W | 0b11000101    |
| 0x0044            | PCNTH1                | 16-bit PPG status control register (upper)                | R/W | 0b00000000    |
| 0x0045            | PCNTL1                | 16-bit PPG status control register (lower)                | R/W | 0b00000000    |
| 0x0046,<br>0x0047 | _                     | (Disabled)  | _   | _             |
| 0x0048            | EIC00                 | External interrupt circuit control register ch. 0/ch. 1   | R/W | 0b00000000    |
| 0x0049            | EIC10                 | External interrupt circuit control register ch. 2/ch. 3   | R/W | 0b00000000    |
| 0x004A            | EIC20                 | External interrupt circuit control register ch. 4/ch. 5   | R/W | 0b00000000    |
| 0x004B            | EIC30                 | External interrupt circuit control register ch. 6/ch. 7   | R/W | 0b00000000    |
| 0x004C,<br>0x004D | _                     | (Disabled)  | _   | _             |
| 0x004E            | LVDR                  | LVD reset voltage selection ID register                   | R/W | 0b00000000    |
| 0x004F            | LVDCC                 | LVD reset circuit control register                        | R/W | 0b00000001    |
| 0x0050            | SCR                   | LIN-UART serial control register                          | R/W | 0b00000000    |
| 0x0051            | SMR                   | LIN-UART serial mode register                             | R/W | 0b00000000    |
| 0x0052            | SSR                   | LIN-UART serial status register                           | R/W | 0b00001000    |
| 0,0052            | RDR                   | LIN-UART receive data register                            | DAA | 050000000     |
| 0x0053            | TDR                   | LIN-UART transmit data register                           | R/W | 0b00000000    |
| 0x0054            | ESCR                  | LIN-UART extended status control register                 | R/W | 0b00000100    |

Rev. A1.0 Page 36 of 128



| Address                | Register abbreviation | Register name   | R/W | Initial value |
|------------------------|-----------------------|---|-----|---------------|
| 0x0055                 | ECCR                  | LIN-UART extended communication control register  | R/W | 0b000000XX    |
| 0x0056                 | SMC10                 | UART/SIO serial mode control register 1 ch. 0   | R/W | 0b00000000    |
| 0x0057                 | SMC20                 | UART/SIO serial mode control register 2 ch. 0   | R/W | 0b00100000    |
| 0x0058                 | SSR0                  | UART/SIO serial status and data register ch. 0  | R/W | 0b00000001    |
| 0x0059                 | TDR0                  | UART/SIO serial output data register ch. 0  | R/W | 0b00000000    |
| 0x005A                 | RDR0                  | UART/SIO serial input data register ch. 0   | R   | 0b00000000    |
| 0x005B<br>to<br>0x005F | ı                     | (Disabled)  |     | _             |
| 0x0060                 | IBCR00                | I <sup>2</sup> C bus control register 0 ch. 0   | R/W | 0b00000000    |
| 0x0061                 | IBCR10                | I <sup>2</sup> C bus control register 1 ch. 0   | R/W | 0b00000000    |
| 0x0062                 | IBSR0                 | I <sup>2</sup> C bus status register ch. 0  | R/W | 0b00000000    |
| 0x0063                 | IDDR0                 | I <sup>2</sup> C data register ch. 0  | R/W | 0b00000000    |
| 0x0064                 | IAAR0                 | I <sup>2</sup> C address register ch. 0   | R/W | 0b00000000    |
| 0x0065                 | ICCR0                 | I <sup>2</sup> C clock control register ch. 0   | R/W | 0b00000000    |
| 0x0066                 | OPCUR                 | 16-bit MPG output control register (upper)  | R/W | 0b00000000    |
| 0x0067                 | OPCLR                 | 16-bit MPG output control register (lower)  | R/W | 0b00000000    |
| 0x0068                 | IPCUR                 | 16-bit MPG input control register (upper)   | R/W | 0b00000000    |
| 0x0069                 | IPCLR                 | 16-bit MPG input control register (lower)   | R/W | 0b00000000    |
| 0x006A                 | NCCR                  | 16-bit MPG noise cancellation control register  | R/W | 0b00000000    |
| 0x006B                 | TCSR                  | 16-bit MPG timer control status register  | R/W | 0b00000000    |
| 0x006C                 | ADC1                  | 8/10-bit A/D converter control register 1   | R/W | 0b00000000    |
| 0x006D                 | ADC2                  | 8/10-bit A/D converter control register 2   | R/W | 0b00000000    |
| 0x006E                 | ADDH                  | 8/10-bit A/D converter data register (upper)  | R/W | 0b00000000    |
| 0x006F                 | ADDL                  | 8/10-bit A/D converter data register (lower)  | R/W | 0b00000000    |
| 0x0070                 | _                     | (Disabled)  | _   | _             |
| 0x0071                 | FSR2                  | Flash memory status register 2  | R/W | 0b00000000    |
| 0x0072                 | FSR                   | Flash memory status register  | R/W | 0b000X0000    |
| 0x0073                 | SWRE0                 | Flash memory sector write control register 0  | R/W | 0b00000000    |
| 0x0074                 | FSR3                  | Flash memory status register 3  | R   | 0b000XXXXX    |
| 0x0075                 | FSR4                  | Flash memory status register 4  | R/W | 0b00000000    |
| 0x0076                 | WREN                  | Wild register address compare enable register   |     | 0b00000000    |
| 0x0077                 | WROR                  | Wild register data test setting register  |     | 0b00000000    |
| 0x0078                 | _                     | Wild register data test setting register  Mirror of register bank pointer (RP) and direct bank pointer (DP) |     | _             |
| 0x0079                 | ILR0                  | Interrupt level setting register 0  | R/W | 0b11111111    |
| 0x007A                 | ILR1                  | Interrupt level setting register 1  | R/W | 0b11111111    |
| 0x007B                 | ILR2                  | Interrupt level setting register 2  | R/W | 0b11111111    |

Rev. A1.0 Page 37 of 128



| Address                | Register abbreviation | Register name  |     | Initial value |
|------------------------|-----------------------|--|-----|---------------|
| 0x007C                 | ILR3                  | Interrupt level setting register 3                         |     | 0b11111111    |
| 0x007D                 | ILR4                  | Interrupt level setting register 4                         | R/W | 0b11111111    |
| 0x007E                 | ILR5                  | Interrupt level setting register 5                         | R/W | 0b11111111    |
| 0x007F                 | _                     | (Disabled)   | _   | _             |
| 0x0F80                 | WRARH0                | Wild register address setting register (upper) ch. 0       | R/W | 0b00000000    |
| 0x0F81                 | WRARL0                | Wild register address setting register (lower) ch. 0       | R/W | 0b00000000    |
| 0x0F82                 | WRDR0                 | Wild register data setting register ch. 0                  | R/W | 0b00000000    |
| 0x0F83                 | WRARH1                | Wild register address setting register (upper) ch. 1       | R/W | 0b00000000    |
| 0x0F84                 | WRARL1                | Wild register address setting register (lower) ch. 1       | R/W | 0b00000000    |
| 0x0F85                 | WRDR1                 | Wild register data setting register ch. 1                  | R/W | 0b00000000    |
| 0x0F86                 | WRARH2                | Wild register address setting register (upper) ch. 2       | R/W | 0b00000000    |
| 0x0F87                 | WRARL2                | Wild register address setting register (lower) ch. 2       | R/W | 0b00000000    |
| 0x0F88                 | WRDR2                 | Wild register data setting register ch. 2                  | R/W | 0b00000000    |
| 0x0F89<br>to<br>0x0F91 | _                     | (Disabled)   | _   | _             |
| 0x0F92                 | T01CR0                | 8/16-bit composite timer 01 status control register 0      | R/W | 0b00000000    |
| 0x0F93                 | T00CR0                | 8/16-bit composite timer 00 status control register 0      | R/W | 0b00000000    |
| 0x0F94                 | T01DR                 | 8/16-bit composite timer 01 data register                  | R/W | 0b00000000    |
| 0x0F95                 | T00DR                 | 8/16-bit composite timer 00 data register                  | R/W | 0b00000000    |
| 0x0F96                 | TMCR0                 | 8/16-bit composite timer 00/01 timer mode control register | R/W | 0b00000000    |
| 0x0F97                 | T11CR0                | 8/16-bit composite timer 11 status control register 0      | R/W | 0b00000000    |
| 0x0F98                 | T10CR0                | 8/16-bit composite timer 10 status control register 0      | R/W | 0b00000000    |
| 0x0F99                 | T11DR                 | 8/16-bit composite timer 11 data register                  | R/W | 0b00000000    |
| 0x0F9A                 | T10DR                 | 8/16-bit composite timer 10 data register                  | R/W | 0b00000000    |
| 0x0F9B                 | TMCR1                 | 8/16-bit composite timer 10/11 timer mode control register | R/W | 0b00000000    |
| 0x0F9C                 | PPS01                 | 8/16-bit PPG01 cycle setting buffer register               | R/W | 0b11111111    |
| 0x0F9D                 | PPS00                 | 8/16-bit PPG00 cycle setting buffer register               | R/W | 0b11111111    |
| 0x0F9E                 | PDS01                 | 8/16-bit PPG01 duty setting buffer register                | R/W | 0b11111111    |
| 0x0F9F                 | PDS00                 | 8/16-bit PPG00 duty setting buffer register                |     | 0b11111111    |
| 0x0FA0                 | PPS11                 | 8/16-bit PPG11 cycle setting buffer register               |     | 0b11111111    |
| 0x0FA1                 | PPS10                 | 8/16-bit PPG10 cycle setting buffer register               |     | 0b11111111    |
| 0x0FA2                 | PDS11                 | 8/16-bit PPG11 duty setting buffer register                |     | 0b11111111    |
| 0x0FA3                 | PDS10                 | 8/16-bit PPG10 duty setting buffer register                |     | 0b11111111    |
| 0x0FA4                 | PPGS                  | 8/16-bit PPG start register                                | R/W | 0b00000000    |
| 0x0FA5                 | REVC                  | 8/16-bit PPG output inversion register                     | R/W | 0b00000000    |

Rev. A1.0 Page 38 of 128



| Address           | Register abbreviation | Register name   |            | Initial value             |
|-------------------|-----------------------|---|------------|---------------------------|
| 0x0FA6            | PPS21                 | 8/16-bit PPG21 cycle setting buffer register                            |            | 0b11111111                |
| 0x0FA7            | PPS20                 | 8/16-bit PPG20 cycle setting buffer register                            | R/W        | 0b11111111                |
| 0،0540            | TMRH1                 | 16-bit reload timer timer register (upper) ch. 1                        | DAA        | 0b00000000                |
| 0x0FA8            | TMRLRH1               | 16-bit reload timer reload register (upper) ch. 1                       | - R/W      | OOOOOOOO                  |
| 0x0FA9            | TMRL1                 | 16-bit reload timer timer register (lower) ch. 1                        | DAM        | 050000000                 |
| UXUFA9            | TMRLRL1               | 16-bit reload timer reload register (lower) ch. 1                       | ⊢ R/W      | 0b00000000                |
| 0x0FAA            | PDS21                 | 8/16-bit PPG21 duty setting buffer register                             | R/W        | 0b11111111                |
| 0x0FAB            | PDS20                 | 8/16-bit PPG20 duty setting buffer register                             | R/W        | 0b11111111                |
| 0x0FAC            |                       |   |            |                           |
| to<br>OvoEAE      | _                     | (Disabled)  | _          | _                         |
| 0x0FAF<br>0x0FB0  | PDCRH1                | 16-bit PPG downcounter register (upper) ch. 1                           | R          | 0b00000000                |
| 0x0FB1            | PDCRI11               | 16-bit PPG downcounter register (lower) ch. 1                           | R          | 0b00000000                |
| 0x0FB1            | PCSRH1                | 16-bit PPG cycle setting buffer register (upper) ch. 1                  | R/W        | 0b11111111                |
| 0x0FB3            | PCSRL1                | 16-bit PPG cycle setting buffer register (lower) ch. 1                  | R/W        | 0b11111111<br>0b111111111 |
| 0x0FB4            | PDUTH1                | 16-bit PPG duty setting buffer register (upper) ch. 1                   | -          | 0b11111111<br>0b111111111 |
| 0x0FB5            |                       | , , , ,   | R/W<br>R/W |                           |
|                   | PDUTL1                | 16-bit PPG duty setting buffer register (lower) ch. 1                   |            | 0b11111111                |
| 0x0FB6<br>to      |                       | (Disabled)  | _          | _                         |
| 0x0FBB            |                       | (   |            |                           |
| 0x0FBC            | BGR1                  | LIN-UART baud rate generator register 1                                 | R/W        | 0b00000000                |
| 0x0FBD            | BGR0                  | LIN-UART baud rate generator register 0                                 | R/W        | 0b00000000                |
| 0x0FBE            | PSSR0                 | UART/SIO dedicated baud rate generator prescaler select register ch. 0  | R/W        | 0b00000000                |
| 0x0FBF            | BRSR0                 | UART/SIO dedicated baud rate generator baud rate setting register ch. 0 | R/W        | 0b00000000                |
| 0x0FC0,<br>0x0FC1 | _                     | (Disabled)  | _          | _                         |
| 0x0FC2            | AIDRH                 | A/D input disable register (upper)                                      | R/W        | 0b00000000                |
| 0x0FC3            | AIDRL                 | A/D input disable register (lower)                                      | R/W        | 0b00000000                |
| 0x0FC4            | OPDBRH0               | 16-bit MPG output data buffer register (upper) ch. 0                    | R/W        | 0b00000000                |
| 0x0FC5            | OPDBRL0               | 16-bit MPG output data buffer register (lower) ch. 0                    | R/W        | 0b00000000                |
| 0x0FC6            | OPDBRH1               | 16-bit MPG output data buffer register (upper) ch. 1                    | R/W        | 0b00000000                |
| 0x0FC7            | OPDBRL1               | 16-bit MPG output data buffer register (lower) ch. 1                    |            | 0b00000000                |
| 0x0FC8            | OPDBRH2               | 16-bit MPG output data buffer register (upper) ch. 2                    |            | 0b00000000                |
| 0x0FC9            | OPDBRL2               | 16-bit MPG output data buffer register (lower) ch. 2                    |            | 0b00000000                |
| 0x0FCA            | OPDBRH3               | 16-bit MPG output data buffer register (upper) ch. 3                    | R/W        | 0b00000000                |
| 0x0FCB            | OPDBRL3               | 16-bit MPG output data buffer register (lower) ch. 3                    | R/W        | 0b00000000                |
| 0x0FCC            | OPDBRH4               | 16-bit MPG output data buffer register (upper) ch. 4                    | R/W        | 0b00000000                |

Rev. A1.0 Page 39 of 128



| Address           | Register abbreviation | Register name   |     | Initial value |
|-------------------|-----------------------|---|-----|---------------|
| 0x0FCD            | OPDBRL4               | 16-bit MPG output data buffer register (lower) ch. 4    | R/W | 0b00000000    |
| 0x0FCE            | OPDBRH5               | 16-bit MPG output data buffer register (upper) ch. 5    | R/W | 0b00000000    |
| 0x0FCF            | OPDBRL5               | 16-bit MPG output data buffer register (lower) ch. 5    | R/W | 0b00000000    |
| 0x0FD0            | OPDBRH6               | 16-bit MPG output data buffer register (upper) ch. 6    | R/W | 0b00000000    |
| 0x0FD1            | OPDBRL6               | 16-bit MPG output data buffer register (lower) ch. 6    | R/W | 0b00000000    |
| 0x0FD2            | OPDBRH7               | 16-bit MPG output data buffer register (upper) ch. 7    | R/W | 0b00000000    |
| 0x0FD3            | OPDBRL7               | 16-bit MPG output data buffer register (lower) ch. 7    | R/W | 0b00000000    |
| 0x0FD4            | OPDBRH8               | 16-bit MPG output data buffer register (upper) ch. 8    | R/W | 0b00000000    |
| 0x0FD5            | OPDBRL8               | 16-bit MPG output data buffer register (lower) ch. 8    | R/W | 0b00000000    |
| 0x0FD6            | OPDBRH9               | 16-bit MPG output data buffer register (upper) ch. 9    | R/W | 0b00000000    |
| 0x0FD7            | OPDBRL9               | 16-bit MPG output data buffer register (lower) ch. 9    | R/W | 0b00000000    |
| 0x0FD8            | OPDBRHA               | 16-bit MPG output data buffer register (upper) ch. A    | R/W | 0b00000000    |
| 0x0FD9            | OPDBRLA               | 16-bit MPG output data buffer register (lower) ch. A    | R/W | 0b00000000    |
| 0x0FDA            | OPDBRHB               | 16-bit MPG output data buffer register (upper) ch. B    | R/W | 0b00000000    |
| 0x0FDB            | OPDBRLB               | 16-bit MPG output data buffer register (lower) ch. B    | R/W | 0b00000000    |
| 0x0FDC            | OPDUR                 | 16-bit MPG output data register (upper)                 |     | 0b0000XXXX    |
| 0x0FDD            | OPDLR                 | 16-bit MPG output data register (lower)                 | R   | 0bXXXXXXXX    |
| 0x0FDE            | CPCUR                 | 16-bit MPG compare clear register (upper)               | R/W | 0bXXXXXXXX    |
| 0x0FDF            | CPCLR                 | 16-bit MPG compare clear register (lower)               | R/W | 0bXXXXXXXX    |
| 0x0FE0            | LVDPW                 | LVD reset circuit password register                     | R/W | 0b00000000    |
| 0x0FE1            | _                     | (Disabled)  | _   | _             |
| 0x0FE2            | TMBUR                 | 16-bit MPG timer buffer register (upper)                | R   | 0bXXXXXXXX    |
| 0x0FE3            | TMBLR                 | 16-bit MPG timer buffer register (lower)                | R   | 0bXXXXXXXX    |
| 0x0FE4            | CRTH                  | Main CR clock trimming register (upper)                 | R/W | 0b000XXXXX    |
| 0x0FE5            | CRTL                  | Main CR clock trimming register (lower)                 | R/W | 0b000XXXXX    |
| 0x0FE6            | 1                     | (Disabled)  | _   | _             |
| 0x0FE7            | CRTDA                 | Main CR clock temperature dependent adjustment register | R/W | 0b000XXXXX    |
| 0x0FE8            | SYSC                  | System configuration register                           | R/W | 0b11000011    |
| 0x0FE9            | CMCR                  | Clock monitoring control register                       | R/W | 0b00000000    |
| 0x0FEA            | CMDR                  | Clock monitoring data register                          |     | 0b00000000    |
| 0x0FEB            | WDTH                  | Watchdog timer selection ID register (upper)            |     | 0bXXXXXXXX    |
| 0x0FEC            | WDTL                  | Watchdog timer selection ID register (lower)            |     | 0bXXXXXXXX    |
| 0x0FED,<br>0x0FEE | _                     | (Disabled)  |     | _             |
| 0x0FEF            | WICR                  | Interrupt pin selection circuit control register        | R/W | 0b01000000    |

Rev. A1.0 Page 40 of 128



| Address      | Register abbreviation | Register name | R/W | Initial value |
|--------------|-----------------------|---------------|-----|---------------|
| 0x0FF0<br>to | _                     | (Disabled)    | _   | _             |
| 0x0FFF       |                       | (Disabled)    |     |               |

• R/W access symbols

R/W : Readable/Writable

R : Read onlyInitial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

Rev. A1.0 Page 41 of 128



# 17. I/O Ports

• List of port registers

| Register name                      | Read/Write | Initial value |           |
|------------------------------------|------------|---------------|-----------|
| Port 0 data register               | PDR0       | R, RM/W       | 0b0000000 |
| Port 0 direction register          | DDR0       | R/W           | 0b0000000 |
| Port 1 data register               | PDR1       | R, RM/W       | 0b0000000 |
| Port 1 direction register          | DDR1       | R/W           | 0b0000000 |
| Port 4 data register               | PDR4       | R, RM/W       | 0b0000000 |
| Port 4 direction register          | DDR4       | R/W           | 0b0000000 |
| Port 6 data register               | PDR6       | R, RM/W       | 0b0000000 |
| Port 6 direction register          | DDR6       | R/W           | 0b0000000 |
| Port 7 data register               | PDR7       | R, RM/W       | 0b0000000 |
| Port 7 direction register          | DDR7       | R/W           | 0b0000000 |
| Port F data register               | PDRF       | R, RM/W       | 0b0000000 |
| Port F direction register          | DDRF       | R/W           | 0b0000000 |
| Port G data register               | PDRG       | R, RM/W       | 0b0000000 |
| Port G direction register          | DDRG       | R/W           | 0b0000000 |
| Port 0 pull-up register            | PUL0       | R/W           | 0b0000000 |
| Port 1 pull-up register            | PUL1       | R/W           | 0b0000000 |
| Port 4 pull-up register            | PUL4       | R/W           | 0b0000000 |
| Port 6 pull-up register            | PUL6       | R/W           | 0b0000000 |
| Port 7 pull-up register            | PUL7       | R/W           | 0b0000000 |
| Port G pull-up register            | PULG       | R/W           | 0b0000000 |
| A/D input disable register (upper) | AIDRH      | R/W           | 0b0000000 |
| A/D input disable register (lower) | AIDRL      | R/W           | 0b0000000 |

R/W : Readable/writable (The read value is the same as the write value.)

R, RM/W: Readable/writable (The read value is different from the write value. The write value is read by the read-modify-write (RMW) type of instruction.)

Rev. A1.0 Page 42 of 128



## 17.1 Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8 bit XT95F690K Series Hardware Manual".

#### 17.1.1 Port 0 configuration

Port 0 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

### 17.1.2 Block diagrams of port 0

• P00/INT00/AN00/CMP0 Ppin

This pin has the following peripheral functions:

- External interrupt input pin (INT00)
- 8/10-bit A/D converter analog input pin (AN00)
- Comparator ch. 0 non-inverting analog input (positive input) pin (CMP0\_P)

## • P01/INT01/AN01/CMP0\_Npin

This pin has the following peripheral functions:

- External interrupt input pin (INT01)
- 8/10-bit A/D converter analog input pin (AN01)
- Comparator ch. 0 inverting analog input (negative input) pin (CMP0 N)

## • P03/INT03/AN03/CMP1\_Ppin

This pin has the following peripheral functions:

- External interrupt input pin (INT03)
- 8/10-bit A/D converter analog input pin (AN03)
- Comparator ch. 1 non-inverting analog input (positive input) pin (CMP1\_P)

## • P04/INT04/AN04/CMP1\_N pin


This pin has the following peripheral functions:

- External interrupt input pin (INT04)
- 8/10-bit A/D converter analog input pin (AN04)
- Comparator ch. 1 inverting analog input (negative input) pin (CMP1\_N)

Rev. A1.0 Page 43 of 128



• Block diagram of P00/INT00/AN00/CMP0\_P, P01/INT01/AN01/CMP0\_N, P03/INT03/AN03/CMP1\_P and P04/INT04/AN04/CMP1\_N



Rev. A1.0 Page 44 of 128



## • P02/INT02/AN02/CMP0\_O pin

This pin has the following peripheral functions:


- External interrupt input pin (INT02)
- 8/10-bit A/D converter analog input pin (AN02)
- Comparator ch. 0 digital output pin (CMP0\_O)

## • P05/INT05/AN05/CMP1\_Opin

This pin has the following peripheral functions:

- External interrupt input pin (INT05)
- 8/10-bit A/D converter analog input pin (AN05)
- Comparator ch. 1 digital output pin (CMP1\_O)

## • Block diagram of P02/INT02/AN02/CMP0\_O and P05/INT05/AN05/CMP1\_O



Rev. A1.0 Page 45 of 128



# • P06/INT06/AN06 pin

This pin has the following peripheral functions:


- External interrupt input pin (INT06)
- 8/10-bit A/D converter analog input pin (AN06)

## • P07/INT07/AN07 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT07)
- 8/10-bit A/D converter analog input pin (AN07)

## Block diagram of P06/INT06/AN06 and P07/INT07/AN07



Rev. A1.0 Page 46 of 128



17.1.3 Port 0 registersPort 0 register functions

| Register abbreviation  | Data | Read                    | Read by read-modify-write (RMW) instruction | Write                              |  |  |  |
|------------------------|------|-------------------------|---|------------------------------------|--|--|--|
| PDR0                   | 0    | Pin state is "L" level. | PDR0 value is "0".                          | As output port, outputs "L" level. |  |  |  |
| PDRU                   | 1    | Pin state is "H" level. | PDR0 value is "1".                          | As output port, outputs "H" level. |  |  |  |
| DDDO                   | 0    | Port input enabled      |   |                                    |  |  |  |
| DDR0                   | 1    | Port output enabled     |   |                                    |  |  |  |
| DI II O                | 0    |                         | Pull-up disabled                            |                                    |  |  |  |
| PUL0 1 Pull-up enabled |      |                         |   |                                    |  |  |  |
| AIDRL                  | 0    | Analog input enabled    |   |                                    |  |  |  |
| AIDKL                  | 1    | Port input enabled      |   |                                    |  |  |  |

# • Correspondence between registers and pins for port 0

|          | Correspondence between related register bits and pins |      |      |      |      |      |      |      |
|----------|---|------|------|------|------|------|------|------|
| Pin name | P07   | P06  | P05  | P04  | P03  | P02  | P01  | P00  |
| PDR0     |   |      |      |      |      |      |      |      |
| DDR0     | bit7  | bit6 | bit5 | bit4 | h:40 | bit2 | P:14 | h:40 |
| PUL0     | DIL7  | DILO | טונס | DIL4 | bit3 | DILZ | bit1 | bit0 |
| AIDRL    |   |      |      |      |      |      |      |      |

Rev. A1.0 Page 47 of 128



#### 17.1.4 Port 0 operations

- Operation as an output port
  - A pin becomes an output port if the bit in the DDR0 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR0 register to external pins.
  - If data is written to the PDR0 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR0 register returns the PDR0 register value.

### · Operation as an input port

- A pin becomes an input port if the bit in the DDR0 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the corresponding bit in the A/D input disable register (lower) (AIDRL) to "1".
- If data is written to the PDR0 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR0 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR0 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR0 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

## • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR0 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR0 register returns the pin value, regardless of whether the peripheral function uses that pin as its
  input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0
  register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR0 register are initialized to "0" and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRL register is initialized to "0".

#### Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR0 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT00 to INT07), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

### • Operation as an analog input pin

- Set the bit in the DDR0 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the

Rev. A1.0 Page 48 of 128



corresponding bit in the PUL0 register to "0".

- Operation as an external interrupt input pin
  - Set the bit in the DDR0 register corresponding to the external interrupt input pin to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL0 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL0 register.

- Operation as a comparator input pin (only for P00 and P03)
  - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
  - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable
    bit in the comparator control register ch. 0/ch. 1 (CMR0/CMR1:VCID) is set to "0", the comparator input function is
    enabled.
  - To disable the comparator input function, set the VCID bit to "1".
  - For details of the comparator, refer to "CHAPTER 28 COMPARATOR" in "New 8 bit XT95F690K Series Hardware Manual".
- Operation as a comparator input pin (only for P01 and P04)
  - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
  - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit (VCID) and the negative analog input voltage source select bit (BGRS) in the comparator control register ch. 0/ch. 1 (CMR0/CMR1) are both set to "0", the comparator input function is enabled.
  - To disable the comparator input function, set the VCID bit or the BGRS bit to "1".
  - For details of the comparator, refer to "CHAPTER 28 COMPARATOR" in "New 8 bit XT95F690K Series Hardware Manual".

Rev. A1.0 Page 49 of 128



## 17.2 Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8 bit XT95F690K Series Hardware Manual".

### 17.2.1 Port 1 configuration

Port 1 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)

#### 17.2.2 Block diagrams of port 1

• P10/PPG10\* pin

This pin has the following peripheral function:

• 8/16-bit PPG ch. 1 output pin (PPG10)

#### • P11/PPG11\* pin

This pin has the following peripheral function:

• 8/16-bit PPG ch. 1 output pin (PPG11)

## • P13/PPG00\* pin

This pin has the following peripheral function:

• 8/16-bit PPG ch. 0 output pin (PPG00)

## • P14/PPG01\* pin

This pin has the following peripheral function:

• 8/16-bit PPG ch. 0 output pin (PPG01)

## • P15/PPG20\* pin

This pin has the following peripheral function:

• 8/16-bit PPG ch. 2 output pin (PPG20)

## • P16/PPG21\* pin

This pin has the following peripheral function:


- 8/16-bit PPG ch. 2 output pin (PPG21)
- \*: The 8/16-bit PPG output pins are mapped to pins according to the setting of the PPGSEL bit in the SYSC register. See the table below for details.

| 8/16-bit PPG output pin | SYSC:PPGSEL = 0 | SYSC:PPGSEL = 1 |  |
|-------------------------|-----------------|-----------------|--|
| o/16-bit PPG output pin | Pin             |                 |  |
| PPG00                   | P13             | P62             |  |
| PPG01                   | P14             | P63             |  |
| PPG10                   | P10             | P64             |  |
| PPG11                   | P11             | P65             |  |
| PPG20                   | P15             | P66             |  |
| PPG21                   | P16             | P67             |  |


Rev. A1.0 Page 50 of 128



• Block diagram of P10/PPG10, P11/PPG11, P13/PPG00, P14/PPG01, P15/PPG20 and P16/PPG21



- P12/DBG pin
  - This pin has the following peripheral function:
  - DBG input pin (DBG)
- Block diagram of P12/DBG




Rev. A1.0 Page 51 of 128



- P17/SNI0 pin
  - This pin has the following peripheral function:
  - Trigger input pin for the position detection function of the MPG waveform sequencer (SNI0)

## • Block diagram of P17/SNI0



Rev. A1.0 Page 52 of 128



## 17.2.3 Port 1 registers

• Port 1 register functions

| Register abbreviation | Data | Read                    | Read by read-modify-write (RMW) instruction | Write                               |  |  |  |
|-----------------------|------|-------------------------|---|-------------------------------------|--|--|--|
| PDR1                  | 0    | Pin state is "L" level. | PDR1 value is "0".                          | As output port, outputs "L" level.  |  |  |  |
| PDKI                  | 1    | Pin state is "H" level. | PDR1 value is "1".                          | As output port, outputs "H" level.* |  |  |  |
| DDR1                  | 0    | Port input enabled      |   |                                     |  |  |  |
| DDK1                  | 1    | Port output enabled     |   |                                     |  |  |  |
| PUL1                  | 0    | Pull-up disabled        |   |                                     |  |  |  |
| FULI                  | 1    | Pull-up enabled         |   |                                     |  |  |  |

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 1

|          |      | Correspondence between related register bits and pins |      |      |      |       |      |      |
|----------|------|---|------|------|------|-------|------|------|
| Pin name | P17  | P16   | P15  | P14  | P13  | P12   | P11  | P10  |
| PDR1     |      |   |      |      |      |       |      |      |
| DDR1     | bit7 | bit6  | bit5 | bit4 | bit3 | bit2* | bit1 | bit0 |
| PUL1     |      |   |      |      |      |       |      |      |

<sup>\*:</sup> Though P12 has no pull-up function, bit2 in the PUL1 register can still be accessed. The operation of P12 is not affected by the setting of bit2 in the PUL1 register.

Rev. A1.0 Page 53 of 128



#### 17.2.4 Port 1 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
  - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR1 register returns the PDR1 register value.
- Operation as an input port
  - A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
  - Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is
    used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function output pin
  - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
  - The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the
    output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the readmodify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function input pin
  - To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function to "0".
  - Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

Rev. A1.0 Page 54 of 128



## 17.3 Port 4

Port 4 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8 bit XT95F690K Series Hardware Manual".

#### 17.3.1 Port 4 configuration

Port 4 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 4 data register (PDR4)
- Port 4 direction register (DDR4)
- Port 4 pull-up register (PUL4)
- A/D input disable register (upper) (AIDRH)

## 17.3.2 Block diagrams of port 4

• P40/AN08 pin

This pin has the following peripheral function:

- 8/10-bit A/D converter analog input pin (AN08)
- P41/AN09 pin

This pin has the following peripheral function:

- 8/10-bit A/D converter analog input pin (AN09)
- P42/AN10 pin

This pin has the following peripheral function:

- 8/10-bit A/D converter analog input pin (AN10)
- P43/AN11 pin


This pin has the following peripheral function:

• 8/10-bit A/D converter analog input pin (AN11)

Rev. A1.0 Page 55 of 128



Block diagram of P40/AN08, P41/AN09, P42/AN10 and P43/AN11



Rev. A1.0 Page 56 of 128



• P44/TO1 pin


This pin has the following peripheral function:

- 16-bit reload timer ch. 1 output pin (TO1)
- P46/SOT pin

This pin has the following peripheral function:

• LIN-UART data output pin (SOT)


## • Block diagram of P44/TO1 and P46/SOT



Rev. A1.0 Page 57 of 128



- P45/SCK pin
  - This pin has the following peripheral functions:
  - LIN-UART clock I/O pin (SCK)
- Block diagram of P45/SCK




- P47/SIN pin
  - This pin has the following peripheral function:
  - LIN-UART data input pin (SIN)

Rev. A1.0 Page 58 of 128



• Block diagram of P47/SIN



Rev. A1.0 Page 59 of 128



## 17.3.3 Port 4 registers

• Port 4 register functions

| Register abbreviation | Data | Read                    | Read by read-modify-write (RMW) instruction | Write                              |  |  |  |
|-----------------------|------|-------------------------|---|------------------------------------|--|--|--|
| PDR4                  | 0    | Pin state is "L" level. | PDR4 value is "0".                          | As output port, outputs "L" level. |  |  |  |
| PDR4                  | 1    | Pin state is "H" level. | PDR4 value is "1".                          | As output port, outputs "H" level. |  |  |  |
| DDR4                  | 0    | Port input enabled      |   |                                    |  |  |  |
| DDR4                  | 1    | Port output enabled     |   |                                    |  |  |  |
| PUL4                  | 0    |                         | Pull-up disabled                            |                                    |  |  |  |
| PUL4                  | 1    | Pull-up enabled         |   |                                    |  |  |  |
| AIDRH                 | 0    | Analog input enabled    |   |                                    |  |  |  |
| AIDKII                | 1    | Port input enabled      |   |                                    |  |  |  |

# • Correspondence between registers and pins for port 4

|          | Correspondence between related register bits and pins |      |      |      |      |      |      |      |
|----------|---|------|------|------|------|------|------|------|
| Pin name | P47   | P46  | P45  | P44  | P43  | P42  | P41  | P40  |
| PDR4     |   |      |      |      |      |      |      |      |
| DDR4     | bit7  | bit6 | bit5 | bit4 | hit? | bit2 | hi#1 | bit0 |
| PUL4     |   |      |      |      | bit3 | DILZ | bit1 | bit0 |
| AIDRH    | -   | -    | -    | -    |      |      |      |      |

Rev. A1.0 Page 60 of 128



## 17.3.4 Port 4 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR4 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR4 register to external pins.
  - If data is written to the PDR4 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR4 register returns the PDR4 register value.

## Operation as an input port

- A pin becomes an input port if the bit in the DDR4 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the corresponding bit in the A/D input disable register (upper) (AIDRH) to "1"
- If data is written to the PDR4 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR4 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

### • Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR4 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR4 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

## • Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR4 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRH register corresponding to that pin to "1".
- Reading the PDR4 register returns the pin value, regardless of whether the peripheral function uses that pin as its
  input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4
  register value is returned.

#### · Operation at reset

If the CPU is reset, all bits in the DDR4 register are initialized to "0" and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRH register is initialized to "0".

#### Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR4 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P45/SCK and P47/SIN is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

## · Operation as an analog input pin

• Set the bit in the DDR4 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRH register to "0".

Rev. A1.0 Page 61 of 128



- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL4 register to "0".
- Operation of the pull-up register

Setting the bit in the PUL4 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL4 register.

## 17.4 Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8 bit XT95F690K Series Hardware Manual".

#### 17.4.1 Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)

## 17.4.2 Block diagrams of port 6


• P60/DTTI pin

This pin has the following peripheral function:

- MPG waveform sequencer input pin (DTTI)
- P61/TI1 pin

This pin has the following peripheral function:

- 16-bit reload timer ch. 1 input pin (TI1)
- Block diagram of P60/DTTI and P61/TI1



Rev. A1.0 Page 62 of 128



## • P62/OPT0/PPG00/TO10 pin

This pin has the following peripheral functions:

- MPG waveform sequencer output pin (OPT0)
- 8/16-bit PPG ch. 0 output pin (PPG00)
- 8/16-bit composite timer ch. 1 output pin (TO10)

## • P63/OPT1/PPG01/TO11 pin

This pin has the following peripheral functions:

- MPG waveform sequencer output pin (OPT1)
- 8/16-bit PPG ch. 0 output pin (PPG01)
- 8/16-bit composite timer ch. 1 output pin (TO11)

## • P65/OPT3/PPG11 pin

This pin has the following peripheral functions:


- MPG waveform sequencer output pin (OPT3)
- 8/16-bit PPG ch. 1 output pin (PPG11)

## • P66/OPT4/PPG20/PPG1 pin

This pin has the following peripheral functions:

- MPG waveform sequencer output pin (OPT4)
- 8/16-bit PPG ch. 2 output pin (PPG20)
- 16-bit PPG timer ch. 1 output pin (PPG1)

## Block diagram of P62/OPT0/PPG00/TO10, P63/OPT1/PPG01/TO11, P65/OPT3/PPG11 and P66/OPT4/PPG20/PPG1



Rev. A1.0 Page 63 of 128



## • P64/OPT2/PPG10/EC1 pin

This pin has the following peripheral functions:


- MPG waveform sequencer output pin (OPT2)
- 8/16-bit PPG ch. 1 output pin (PPG10)
- 8/16-bit composite timer ch. 1 clock input pin (EC1)

## • P67/OPT5/PPG21/TRG1 pin

This pin has the following peripheral functions:

- MPG waveform sequencer output pin (OPT5)
- 8/16-bit PPG ch. 2 output pin (PPG21)
- 16-bit PPG timer ch. 1 trigger input pin (TRG1)

## • Block diagram of P64/OPT2/PPG10/EC1 and P67/OPT5/PPG21/TRG1



Rev. A1.0 Page 64 of 128



17.4.3 Port 6 registersPort 6 register functions

| Register abbreviation | Data | Read                    | Read by read-modify-write (RMW) instruction | Write                              |  |  |
|-----------------------|------|-------------------------|---|------------------------------------|--|--|
| DDDC                  | 0    | Pin state is "L" level. | PDR6 value is "0".                          | As output port, outputs "L" level. |  |  |
| PDR6                  | 1    | Pin state is "H" level. | PDR6 value is "1".                          | As output port, outputs "H" level. |  |  |
| DDR6                  | 0    | Port input enabled      |   |                                    |  |  |
|                       | 1    | Port output enabled     |   |                                    |  |  |
| PUL6                  | 0    | Pull-up disabled        |   |                                    |  |  |
| FOLO                  | 1    | Pull-up enabled         |   |                                    |  |  |

• Correspondence between registers and pins for port 6

|          | Correspondence between related register bits and pins |      |      |      |      |      |      |      |
|----------|---|------|------|------|------|------|------|------|
| Pin name | P67   | P66  | P65  | P64  | P63  | P62  | P61  | P60  |
| PDR6     |   |      |      |      |      |      |      |      |
| DDR6     | bit7  | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| PUL6     |   |      |      |      |      |      |      |      |

Rev. A1.0 Page 65 of 128



#### 17.4.4 Port 6 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR6 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR6 register to external pins.
  - If data is written to the PDR6 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR6 register returns the PDR6 register value.
- Operation as an input port
  - A pin becomes an input port if the bit in the DDR6 register corresponding to that pin is set to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - If data is written to the PDR6 register, the value is stored in the output latch but is not output to the pin set as an input port.
  - Reading the PDR6 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is
    used to read the PDR6 register, the PDR6 register value is returned.
- Operation as a peripheral function output pin
  - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
  - The pin value can be read from the PDR6 register even if the peripheral function output is enabled. Therefore, the
    output value of a peripheral function can be read by the read operation on the PDR6 register. However, if the readmodify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.
- Operation as a peripheral function input pin
  - To set a pin as an input port, set the bit in the DDR6 register corresponding to the input pin of a peripheral function to "0".
  - Reading the PDR6 register returns the pin value, regardless of whether the peripheral function uses that pin as its
    input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6
    register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR6 register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR6 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P64/EC1 and P67/TRG1 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PUL6 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL6 register.

Rev. A1.0 Page 66 of 128



## 17.5 Port 7

Port 7 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8 bit XT95F690K Series Hardware Manual".

### 17.5.1 Port 7 configuration

Port 7 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 7 data register (PDR7)
- Port 7 direction register (DDR7)
- Port 7 pull-up register (PUL7)

#### 17.5.2 Block diagrams of port 7

• P70/TO00 pin

This pin has the following peripheral function:

• 8/16-bit composite time ch. 0 output pin (TO00)

#### • P71/T001 pin

This pin has the following peripheral function:


• 8/16-bit composite timer ch. 0 output pin (TO01)

#### • P76/U00 pin

This pin has the following peripheral function:

• UART/SIO ch. 0 data output pin (UO0)

## • Block diagram of P70/TO00, P71/TO01 and P76/UO0



Rev. A1.0 Page 67 of 128




• P72/SCL pin

This pin has the following peripheral function:

- I2C bus interface ch. 0 clock I/O pin (SCL)
- P73/SDA pin

This pin has the following peripheral function:

- I<sup>2</sup>C bus interface ch. 0 data I/O pin (SDA)
- Block diagram of P72/SCL and P73/SDA



## • P74/EC0 pin


This pin has the following peripheral functions:

• 8/16-bit composite timer ch. 0 clock input pin (EC0)

Rev. A1.0 Page 68 of 128




• Block diagram of P74/EC0



Rev. A1.0 Page 69 of 128




- P75/UCK0 pin
  - This pin has the following peripheral function:
  - UART/SIO ch. 0 clock I/O pin (UCK0)
- Block diagram of P75/UCK0



Rev. A1.0 Page 70 of 128



- P77/UI0 pin
  - This pin has the following peripheral function:
  - UART/SIO ch. 0 data input pin (UI0)
- Block diagram of P77/UI0



Rev. A1.0 Page 71 of 128



## 17.5.3 Port 7 registers

• Port 7 register functions

| Register abbreviation | Data | Read                    | Read by read-modify-write (RMW) instruction | Write                               |  |  |
|-----------------------|------|-------------------------|---|-------------------------------------|--|--|
| PDR7                  | 0    | Pin state is "L" level. | PDR7 value is "0".                          | As output port, outputs "L" level.  |  |  |
| PDR7                  | 1    | Pin state is "H" level. | PDR7 value is "1".                          | As output port, outputs "H" level.* |  |  |
| DDR7                  | 0    | Port input enabled      |   |                                     |  |  |
|                       | 1    | Port output enabled     |   |                                     |  |  |
| PUL7                  | 0    | Pull-up disabled        |   |                                     |  |  |
|                       | 1    | Pull-up enabled         |   |                                     |  |  |

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 7

|          | Correspondence between related register bits and pins |      |      |      |      |      |      |      |
|----------|---|------|------|------|------|------|------|------|
| Pin name | P77   | P76  | P75  | P74  | P73  | P72  | P71  | P70  |
| PDR7     |   |      |      |      | bit3 | bit2 |      |      |
| DDR7     | bit7  | bit6 | bit5 | bit4 | Dita | DILZ | bit1 | bit0 |
| PUL7     |   |      |      |      | -    | -    |      |      |

Rev. A1.0 Page 72 of 128



### 17.5.4 Port 7 operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDR7 register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDR7 register to external pins.
  - If data is written to the PDR7 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDR7 register returns the PDR7 register value.
- Operation as an input port
  - A pin becomes an input port if the bit in the DDR7 register corresponding to that pin is set to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - If data is written to the PDR7 register, the value is stored in the output latch but is not output to the pin set as an input port.
  - Reading the PDR7 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is
    used to read the PDR7 register, the PDR7 register value is returned.
- Operation as a peripheral function output pin
  - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
  - The pin value can be read from the PDR7 register even if the peripheral function output is enabled. Therefore, the
    output value of a peripheral function can be read by the read operation on the PDR7 register. However, if the readmodify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.
- Operation as a peripheral function input pin
  - To set a pin as an input port, set the bit in the DDR7 register corresponding to the input pin of a peripheral function to "0".
  - Reading the PDR7 register returns the pin value, regardless of whether the peripheral function uses that pin as its
    input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7
    register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR7 register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR7 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P74/EC0, P75/UCK0 and P77/UI0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PUL7 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL7 register.

Rev. A1.0 Page 73 of 128



### 17.6 Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8 bit XT95F690K Series Hardware Manual".

### 17.6.1 Port F configuration

Port F is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)

### 17.6.2 Block diagrams of port F


• PF0/X0 pin

This pin has the following peripheral function:

- Main clock input oscillation pin (X0)
- PF1/X1 pin

This pin has the following peripheral function:

- Main clock I/O oscillation pin (X1)
- Block diagram of PF0/X0 and PF1/X1



# • PF2/RST pin


This pin has the following peripheral function:

• Reset pin (RST)

Rev. A1.0 Page 74 of 128



• Block diagram of PF2/RST



# 17.6.3 Port F registers

• Port F register functions

| Register abbreviation | Data | Read                    | Read by read-modify-write (RMW) instruction | Write                               |  |  |
|-----------------------|------|-------------------------|---|-------------------------------------|--|--|
| PDRF                  | 0    | Pin state is "L" level. | PDRF value is "0".                          | As output port, outputs "L" level.  |  |  |
| PDKF                  | 1    | Pin state is "H" level. | PDRF value is "1".                          | As output port, outputs "H" level.* |  |  |
| DDRF                  | 0    |                         | Port input enabled                          | 1                                   |  |  |
| DDRF                  | 1    |                         | Port output enable                          | d                                   |  |  |

<sup>\*:</sup> If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port F

|          | Correspondence between related register bits and pins |   |   |   |   |       |      |      |  |  |  |
|----------|---|---|---|---|---|-------|------|------|--|--|--|
| Pin name | -   | - | - | - | - | PF2   | PF1  | PF0  |  |  |  |
| PDRF     |   |   |   |   |   | bit2* | bit1 | hi+O |  |  |  |
| DDRF     | -   | - | - | - | - | DILZ  | DILI | bit0 |  |  |  |

<sup>\*:</sup> When the external reset is selected (SYSC:RSTEN = 1), the port function cannot be used.

Rev. A1.0 Page 75 of 128



### 17.6.4 Port F operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
  - If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDRF register returns the PDRF register value.
- · Operation as an input port
  - A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
  - Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is
    used to read the PDRF register, the PDRF register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDRF register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

Rev. A1.0 Page 76 of 128



### 17.7 Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8 bit XT95F690K Series Hardware Manual".

### 17.7.1 Port G configuration

Port G is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

### 17.7.2 Block diagram of port G

• PG1/X0A/SNI1 pin

This pin has the following peripheral functions:


- Subclock input oscillation pin (X0A)
- Trigger input pin for the position detection function of the MPG waveform sequencer (SNI1)

### • PG2/X1A/SNI2 pin

This pin has the following peripheral functions:

- Subclock I/O oscillation pin (X1A)
- Trigger input pin for the position detection function of the MPG waveform sequencer (SNI2)

### Block diagram of PG1/X0A/SNI1 and PG2/X1A/SNI2



Rev. A1.0 Page 77 of 128



17.7.3 Port G registersPort G register functions

| Register abbreviation | Data | Read                    | Read by read-modify-write (RMW) instruction | Write                              |  |  |  |  |  |
|-----------------------|------|-------------------------|---|------------------------------------|--|--|--|--|--|
| PDRG                  | 0    | Pin state is "L" level. | PDRG value is "0".                          | As output port, outputs "L" level. |  |  |  |  |  |
| PDRG                  | 1    | Pin state is "H" level. | PDRG value is "1".                          | As output port, outputs "H" level. |  |  |  |  |  |
| DDRG                  | 0    |                         | Port input enabled                          | i                                  |  |  |  |  |  |
| DDKG                  | 1    | Port output enabled     |   |                                    |  |  |  |  |  |
| PULG                  | 0    |                         | Pull-up disabled                            |                                    |  |  |  |  |  |
| FOLG                  | 1    |                         | Pull-up enabled                             |                                    |  |  |  |  |  |

# • Correspondence between registers and pins for port G

|          |   | Correspondence between related register bits and pins |   |   |   |      |      |   |  |  |  |  |
|----------|---|---|---|---|---|------|------|---|--|--|--|--|
| Pin name | - | -   | - | - | - | PG2  | PG1  | - |  |  |  |  |
| PDRG     |   |   |   |   |   |      |      |   |  |  |  |  |
| DDRG     | - | -   | - | - | - | bit2 | bit1 | - |  |  |  |  |
| PULG     |   |   |   |   |   |      |      |   |  |  |  |  |

Rev. A1.0 Page 78 of 128



### 17.7.4 Port G operations

- · Operation as an output port
  - A pin becomes an output port if the bit in the DDRG register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDRG register to external pins.
  - If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDRG register returns the PDRG register value.
- · Operation as an input port
  - A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
  - Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is
    used to read the PDRG register, the PDRG register value is returned.
- Operation as a peripheral function input pin
  - To set a pin as an input port, set the bit in the DDRG register corresponding to the input pin of a peripheral function to "0".
  - Reading the PDRG register returns the pin value, regardless of whether the peripheral function uses that pin as its
    input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG
    register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- · Operation of the pull-up register

Setting the bit in the PULG register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULG register.

Rev. A1.0 Page 79 of 128



# 18. Interrupt Source Table

| _                                    | Interrupt         |              | r table<br>ress | Interru<br>setting | pt level<br>register | Priority order of interrupt sources                |
|--------------------------------------|-------------------|--------------|-----------------|--------------------|----------------------|--|
| Interrupt source                     | request<br>number | Upper        | Lower           | Register           | Bit                  | of the same level<br>(occurring<br>simultaneously) |
| External interrupt ch. 0             | IRQ00             | 0xFFFA       | 0xFFFB          | ILR0               | L00 [1:0]            | High   |
| External interrupt ch. 4             | 111000            | OXITIA       | OXITID          | ILIXO              | 200 [1.0]            | <b>A</b>   |
| External interrupt ch. 1             | IRQ01             | 0xFFF8       | 0xFFF9          | ILR0               | L01 [1:0]            | T I  |
| External interrupt ch. 5             | iitQUI            | OXITIO       | OXIII3          | ILIXO              | LO1[1.0]             |  |
| External interrupt ch. 2             | IRQ02             | 0xFFF6       | 0xFFF7          | ILR0               | L02 [1:0]            |  |
| External interrupt ch. 6             | IINQUZ            | OXIIIO       | UXI I I I       | ILINO              | L02 [1.0]            |  |
| External interrupt ch. 3             | IRQ03             | 0xFFF4       | 0xFFF5          | ILR0               | L03 [1:0]            |  |
| External interrupt ch. 7             | IKQUS             | UXFFF4       | UXFFF3          | ILKU               | LU3 [1.0]            |  |
| UART/SIO ch. 0                       | IDO04             | ٥٧٢٢٢٥       | ٥٧٢٢٢٥          | II D4              | 1.04 [4.0]           |  |
| MPG (DTTI)                           | IRQ04             | 0xFFF2       | 0xFFF3          | ILR1               | L04 [1:0]            |  |
| 8/16-bit composite timer ch. 0       | IDOOF             | 0 5550       | 0 5554          | 11.54              | 1.05.54.01           |  |
| (lower)                              | IRQ05             | 0xFFF0       | 0xFFF1          | ILR1               | L05 [1:0]            |  |
| 8/16-bit composite timer ch. 0       | 15.000            |              |                 |                    | 1 00 14 01           |  |
| (upper)                              | IRQ06             | 0xFFEE       | 0xFFEF          | ILR1               | L06 [1:0]            |  |
| LIN-UART (reception)                 | IRQ07             | 0xFFEC       | 0xFFED          | ILR1               | L07 [1:0]            |  |
| LIN-UART (transmission)              | IRQ08             | 0xFFEA       |                 | ILR2               | L08 [1:0]            |  |
| 8/16-bit PPG ch. 1 (lower)           | IRQ09             | 0xFFE8       |                 | ILR2               | L09 [1:0]            |  |
| 8/16-bit PPG ch. 1 (upper)           | IRQ10             | 0xFFE6       |                 | ILR2               | L10 [1:0]            |  |
| 8/16-bit PPG ch. 2 (upper)           | IRQ11             | 0xFFE4       |                 | ILR2               | L11 [1:0]            |  |
| 8/16-bit PPG ch. 0 (upper)           | IRQ12             | 0xFFE2       |                 | ILR3               | L12 [1:0]            |  |
| 8/16-bit PPG ch. 0 (lower)           | IRQ13             | 0xFFE0       |                 | ILR3               | L13 [1:0]            |  |
| 8/16-bit composite timer ch. 1       |                   |              |                 |                    |                      |  |
| (upper)                              | IRQ14             | 0xFFDE       | 0xFFDF          | ILR3               | L14 [1:0]            |  |
| 8/16-bit PPG ch. 2 (lower)           | IRQ15             | 0xFFDC       | 0xFFDD          | ILR3               | L15 [1:0]            |  |
| 16-bit reload timer ch. 1            | 1110010           | OXI I DO     | OXI I DD        | ILITO              | L10 [1.0]            |  |
| MPG (write timing/compare clear)     | IRQ16             | 0xFFDA       | OVEEDR          | ILR4               | L16 [1:0]            |  |
| I <sup>2</sup> C bus interface ch. 0 | 1110              | OXI I DA     | טאו ו טט        | ILIX               | L10[1.0]             |  |
| 16-bit PPG timer ch. 1               | -                 |              |                 |                    |                      |  |
| MPG (position detection/compare      | IRQ17             | 0xFFD8       | 0xFFD9          | ILR4               | L17 [1:0]            |  |
|                                      | IKQ17             | UXFFD6       | UXFFD9          | ILK4               | L17 [1.0]            |  |
| interrupt)<br>8/10-bit A/D converter | IRQ18             | 0xFFD6       | 0xFFD7          | ILR4               | L18 [1:0]            |  |
|                                      |                   |              |                 |                    |                      |  |
| Time-base timer                      | IRQ19             | 0xFFD4       | 0xFFD5          | ILR4               | L19 [1:0]            |  |
| Watch prescaler                      | IRQ20             | 0xFFD2       | 0xFFD3          | ILR5               | L20 [1:0]            |  |
| Comparator ch. 0                     |                   |              |                 |                    |                      |  |
| Comparator ch. 1                     | IRQ21             | 0xFFD0       | 0xFFD1          | ILR5               | L21 [1:0]            |  |
| 8/16-bit composite timer ch. 1       | IRQ22             | 0xFFCE       | 0xFFCF          | ILR5               | L22 [1:0]            |  |
| (lower)                              |                   |              | _               | -                  | 1                    |  |
| Flash memory                         | IRQ23             | 0xFFCC       | 0xFFCD          | ILR5               | L23 [1:0]            | ▼  |
|                                      |                   | 32.1. 7. 0.0 | <b></b>         |                    |                      | Low  |

Rev. A1.0 Page 80 of 128



# 19. Pin States In Each Mode

|  | Normal   | mode   |  |   |   |   |  |
|--|--|--|--|---|---|---|--|
| Pin name   | operation  | Sleep mode   | SPL=0  | mode<br>SPL=1   | SPL=0   | SPL=1   | On reset   |
|  | Oscillation input  | Oscillation input  | Hi-Z   | Hi-Z  | Hi-Z  | Hi-Z  | _  |
| PF0/X0   | I/O port*1   | I/O port*1   | - Previous state<br>kept<br>- Input<br>blocked*1, *2                         | - Hi-Z<br>- Input<br>blocked*1, *2                          | - Previous state<br>kept<br>- Input<br>blocked*1.*2                         | - Hi-Z<br>- Input<br>blocked*1, *2                          | - Hi-Z<br>- Input<br>enabled* <sup>3</sup><br>(However, it<br>does not<br>function.) |
|  | Oscillation input  | Oscillation input  | Hi-Z   | Hi-Z  | Hi-Z  | Hi-Z  |  |
| PF1/X1   | I/O port*1   | I/O port*1   | - Previous state<br>kept<br>- Input<br>blocked*1, *2                         | - Hi-Z<br>- Input<br>blocked*1, *2                          | - Previous state<br>kept<br>- Input<br>blocked*1.*2                         | - Hi-Z<br>- Input<br>blocked*1, *2                          | - Hi-Z<br>- Input<br>enabled* <sup>3</sup><br>(However, it<br>does not<br>function.) |
|  | Reset input*4  | Reset input*4  | Reset input  | Reset input   | Reset input   | Reset input   | Reset input*4  |
| PF2/RST  | I/O port   | I/O port   | - Previous state<br>kept<br>- Input<br>blocked*1, *2                         | - Hi-Z<br>- Input<br>blocked*1, *2                          | - Previous state<br>kept<br>- Input<br>blocked*1, *2                        | - Hi-Z<br>- Input<br>blocked*1, *2                          | - Hi-Z<br>- Input<br>enabled* <sup>3</sup><br>(However, it<br>does not<br>function.) |
|  | Oscillation input  | Oscillation input  | Hi-Z   | Hi-Z  | Hi-Z  | Hi-Z  | _  |
| PG1/X0A/<br>SNI1   | I/O port*1   | I/O port*1   | - Previous state<br>kept<br>- Input<br>blocked*1, *2                         | - Hi-Z*5<br>- Input<br>blocked*1, *2                        | - Previous state<br>kept<br>- Input<br>blocked*1, *2                        | - Hi-Z*5<br>- Input<br>blocked*1, *2                        | - Hi-Z<br>- Input<br>enabled* <sup>3</sup><br>(However, it<br>does not<br>function.) |
|  | Oscillation input  | Oscillation input  | Hi-Z   | Hi-Z  | Hi-Z  | Hi-Z  | _  |
| PG2/X1A/<br>SNI2   | I/O port*1   | I/O port*1   | - Previous state<br>kept<br>- Input<br>blocked*1, *2                         | - Hi-Z*5<br>- Input<br>blocked*1,*2                         | - Previous state<br>kept<br>- Input<br>blocked*1, *2                        | - Hi-Z*5<br>- Input<br>blocked*1, *2                        | - Hi-Z<br>- Input<br>enabled* <sup>3</sup><br>(However, it<br>does not<br>function.) |
| CMP0_N<br>P03/INT03/<br>AN03/<br>CMP1_P<br>P04/INT04/<br>AN04/<br>CMP1_N | I/O port/<br>peripheral<br>function I/O/<br>analog input | I/O port/<br>peripheral<br>function I/O/<br>analog input | - Previous state<br>kept<br>- Input<br>blocked*2.*6                          | - Hi-Z* <sup>5</sup><br>- Input<br>blocked* <sup>2,*6</sup> | - Previous state<br>kept<br>- Input<br>blocked*2,*6                         | - Hi-Z* <sup>5</sup><br>- Input<br>blocked* <sup>2,*6</sup> | - Hi-Z<br>- Input<br>blocked* <sup>2</sup>   |
| CMP0_O<br>P05/INT05/   | I/O port/<br>peripheral<br>function I/O/<br>analog input | I/O port/<br>peripheral<br>function I/O/<br>analog input | - Previous state<br>kept*8<br>- Input<br>blocked*2,*7                        | - Hi-Z* <sup>5</sup><br>- Input<br>blocked* <sup>2,*7</sup> | - Previous state<br>kept*8<br>- Input<br>blocked*2,*7                       | - Hi-Z* <sup>5</sup><br>- Input<br>blocked* <sup>2,*7</sup> | - Hi-Z<br>- Input<br>blocked*2   |
| P06/INT06/<br>AN06<br>P07/INT07/   | I/O port/<br>peripheral<br>function I/O/<br>analog input | I/O port/<br>peripheral<br>function I/O/<br>analog input | <ul> <li>Previous state<br/>kept</li> <li>Input<br/>blocked*2, *7</li> </ul> | - Hi-Z*5<br>- Input<br>blocked*2,*7                         | <ul> <li>Previous state<br/>kept</li> <li>Input<br/>blocked*2,*7</li> </ul> | - Hi-Z*5<br>- Input<br>blocked*2,*7                         | - Hi-Z<br>- Input<br>blocked*2   |

Rev. A1.0 Page 81 of 128



|  | Normal                                  |   | Stop   | mode                                | Watch  | mode                                |  |
|--|---|---|--|-------------------------------------|--|-------------------------------------|--|
| Pin name   | operation                               | Sleep mode                              | SPL=0  | SPL=1                               | SPL=0  | SPL=1                               | On reset   |
| P12/DBG  | I/O port/<br>peripheral<br>function I/O | I/O port/<br>peripheral<br>function I/O | - Previous state<br>kept<br>- Input blocked*2                        | - Hi-Z<br>- Input blocked*2         | <ul> <li>Previous state<br/>kept</li> <li>Input blocked*2</li> </ul> | - Hi-Z<br>- Input blocked*2         | - Hi-Z - Input enabled*3 (However, it does not function.)                            |
| P10/PPG10<br>P11/PPG11<br>P13/PPG00<br>P14/PPG01<br>P15/PPG20<br>P16/PPG21<br>P17/SNI0 | I/O port/<br>peripheral<br>function I/O | I/O port/<br>peripheral<br>function I/O | - Previous state<br>kept<br>- Input blocked*2                        | - Hi-Z*5<br>- Input blocked*2       | - Previous state<br>kept<br>- Input blocked*2                        | - Hi-Z*5<br>- Input blocked*2       | - Hi-Z<br>- Input<br>enabled* <sup>3</sup><br>(However, it<br>does not<br>function.) |
| P40/AN08<br>P41/AN09<br>P42/AN10<br>P43/AN11   | I/O port/<br>analog input               | I/O port/<br>analog input               | <ul> <li>Previous state<br/>kept</li> <li>Input blocked*2</li> </ul> | - Hi-Z*5<br>- Input blocked*2       | <ul> <li>Previous state<br/>kept</li> <li>Input blocked*2</li> </ul> | - Hi-Z<br>- Input blocked*2         | - Hi-Z<br>- Input<br>blocked*2   |
| P44/TO1  | I/O port/<br>peripheral                 | I/O port/<br>peripheral                 | - Previous state<br>kept   | - Hi-Z*5<br>- Input blocked*2       | - Previous state kept  | - Hi-Z*5<br>- Input blocked*2       | - Hi-Z<br>- Input<br>enabled*3<br>(However, it                                       |
| P46/SOT  | function I/O                            | function I/O                            | - Input blocked*2  |                                     | - Input blocked*2  |                                     | does not function.)  |
| P45/SCK  | I/O port/<br>peripheral                 | I/O port/<br>peripheral                 | - Previous state kept  | - Hi-Z*5                            | - Previous state kept  | - Hi-Z* <sup>5</sup><br>- Input     | - Hi-Z<br>- Input<br>enabled*3   |
| P47/SIN  | function I/O                            | function I/O                            | - Input<br>blocked*2, *7   | - Input blocked*7                   | - Input<br>blocked*2, *7   | blocked*2, *7                       | (However, it<br>does not<br>function.)   |
| P60/DTTI   |   |   |  |                                     |  |                                     |  |
| P61/TI1  |   |   |  |                                     |  |                                     |  |
| P62/TO10/<br>PPG00/<br>OPT0  | I/O port/<br>peripheral                 | I/O port/<br>peripheral                 | - Previous state kept  | - Hi-Z* <sup>5</sup>                | - Previous state kept  | - Hi-Z* <sup>5</sup>                | - Hi-Z<br>- Input<br>enabled* <sup>3</sup>   |
| P63/TO11/<br>PPG01/<br>OPT1  | function I/O                            | function I/O                            | - Input blocked*2  | - Input blocked*2                   | - Input blocked*2  | - Input blocked*2                   | (However, it<br>does not<br>function.)   |
| P65/PPG11/<br>OPT3   |   |   |  |                                     |  |                                     |  |
| P66/PPG1/<br>PPG20/<br>OPT4  |   |   |  |                                     |  |                                     |  |
| P64/EC1/<br>PPG10/<br>OPT2<br>P67/TRG1/<br>PPG21/<br>OPT5                              | I/O port/<br>peripheral<br>function I/O | I/O port/<br>peripheral<br>function I/O | - Previous state<br>kept<br>- Input<br>blocked*2,*7                  | - Hi-Z*5<br>- Input<br>blocked*2,*7 | - Previous state<br>kept<br>- Input<br>blocked*2, *7                 | - Hi-Z*5<br>- Input<br>blocked*2,*7 | - Hi-Z<br>- Input<br>enabled*3<br>(However, it<br>does not<br>function.)             |

Rev. A1.0 Page 82 of 128



(Continued)

| Pin name    | Normal                                  | Clean made                              | Stop   | mode                                 | Watch  | mode                                 | On recet                         |
|-------------|---|---|--|--------------------------------------|--|--------------------------------------|----------------------------------|
| Pin name    | operation                               | Sleep mode                              | SPL=0  | SPL=1                                | SPL=0  | SPL=1                                | On reset                         |
| P72/SCL     | I/O port/<br>peripheral                 | I/O port/<br>peripheral                 | <ul> <li>Previous state<br/>kept</li> </ul>                          | - Hi-Z<br>- Input                    | - Previous state kept  | - Hi-Z<br>- Input                    | - Hi-Z<br>- Input<br>enabled*3   |
| P73/SDA     | function I/O                            | function I/O                            | - Input<br>blocked*2, *9   | blocked* <sup>2,*9</sup>             | - Input<br>blocked*2, *9   | blocked* <sup>2, *9</sup>            | (However, it does not function.) |
| P70/TO00    | 1/0 =====                               | 1/0 = = = = /                           | Duraniana atata  |                                      | Description state  |                                      | - Hi-Z<br>- Input                |
| P71/TO01    | I/O port/<br>peripheral<br>function I/O | I/O port/<br>peripheral<br>function I/O | <ul> <li>Previous state<br/>kept</li> <li>Input blocked*2</li> </ul> | - Hi-Z*5<br>- Input blocked*2        | <ul> <li>Previous state<br/>kept</li> <li>Input blocked*2</li> </ul> | - Hi-Z*5<br>- Input blocked*2        | enabled*3<br>(However, it        |
| P76/UO0     |   |   | paraiona   |                                      | pat o.oottoa   |                                      | does not function.)              |
| P74/EC0     | 1/0 =====                               | 1/0 = = = = /                           | - Previous state   | I I: <b>7</b> *5                     | - Previous state   | I I: <b>7</b> *5                     | - Hi-Z<br>- Input                |
| P75/UCK0 pe | I/O port/<br>peripheral<br>function I/O | I/O port/<br>peripheral<br>function I/O | kept<br>- Input  | - Hi-Z*5<br>- Input<br>blocked*2, *7 | kept<br>- Input  | - Hi-Z*5<br>- Input<br>blocked*2, *7 | enabled*3<br>(However, it        |
|             | discion //O                             |   | blocked*2, *7  | 2.0003                               | blocked*2, *7  | 2.0003                               | does not function.)              |

SPL: Pin state setting bit in the standby control register (STBC:SPL)

Hi-Z: High impedance

- \*1: The pin stays at the state shown when configured as a general-purpose I/O port.
- \*2: "Input blocked" means direct input gate operation from the pin is disabled.
- \*3: "Input enabled" means that the input function is enabled. While the input function is enabled, execute a pull-up or pull-down operation in order to prevent leaks due to external input. If a pin is used as an output port, its pin state is the same as that of other ports.
- \*4: The PF2/RST pin stays at the state shown when configured as a reset pin.
- \*5: The pull-up control setting is still effective.
- \*6: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled, and an analog signal can also be input to generate a comparator interrupt when the comparator interrupt is enabled.
- \*7: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled.
- \*8: The output function of the comparator is still in operation in stop mode and watch mode.
- \*9: The I<sup>2</sup>C bus interface can wake up the MCU in stop mode or watch mode when its MCU standby mode wakeup function is enabled. For details of the MCU standby mode wakeup function, refer to "New 8 bit XT95F690K Series Hardware Manual".

Rev. A1.0 Page 83 of 128



# 20. Electrical Characteristics

# 20.1 Absolute Maximum Ratings

| Doromotor                              | Cumbal           | Rat       | ing     | Unit | Domorko  |
|--|------------------|-----------|---------|------|--|
| Parameter                              | Symbol           | Min       | Max     | Unit | Remarks  |
| Power supply voltage*1                 | Vcc              | Vss - 0.3 | Vss + 6 | V    |  |
| Input voltage*1                        | Vı               | Vss - 0.3 | Vss + 6 | V    | *2   |
| Output voltage*1                       | Vo               | Vss - 0.3 | Vss + 6 | V    | *2   |
| Maximum clamp current                  | <b>I</b> CLAMP   | -2        | +2      | mA   | Applicable to specific pins*3  |
| Total maximum clamp current            | $\Sigma$  ICLAMP | _         | 20      | mA   | Applicable to specific pins*3  |
| "L" level maximum output current       | lol              | _         | 15      | mA   |  |
| "L" level average current              | lolav1           |           | 4       | mA.  | Other than P60 to P67 Average output current = operating current × operating ratio (1 pin) |
| L level average current                | lolav2           | _         | 12      | IIIA | P60 to P67 Average output current = operating current × operating ratio (1 pin)            |
| "L" level total maximum output current | $\Sigma$ lol     | _         | 100     | mA   |  |
| "L" level total average output current | $\Sigma$ lolav   | _         | 37      | mA   | Total average output current = operating current × operating ratio (Total number of pins)  |
| "H" level maximum output current       | Іон              | _         | -15     | mA   |  |
| "H" level average                      | lohav1           |           | -4      | A    | Other than P60 to P67 Average output current = operating current × operating ratio (1 pin) |
| current                                | lohav2           | _         | -8      | mA . | P60 to P67 Average output current = operating current × operating ratio (1 pin)            |
| "H" level total maximum output current | ΣІон             | _         | -100    | mA   |  |
| "H" level total average output current | $\Sigma$ Iohav   | _         | -47     | mA   | Total average output current = operating current × operating ratio (Total number of pins)  |
| Power consumption                      | Pd               | _         | 320     | mW   |  |
| Operating temperature                  | TA               | -40       | +85     | °C   |  |
| Storage temperature                    | Tstg             | -55       | +150    | °C   |  |

<sup>\*1:</sup> These parameters are based on the condition that Vss is 0.0 V.


Rev. A1.0 Page 84 of 128

<sup>\*2:</sup>  $V_1$  and  $V_0$  must not exceed  $V_{CC} + 0.3$  V.  $V_1$  must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the  $I_{CLAMP}$  rating is used instead of the  $V_1$  rating.

<sup>\*3:</sup> Specific pins: P00 to P07, P10, P11, P13 to P17, P40 to P47, P60 to P67, P70, P71, P74 to P77, PF0, PF1, PG1, PG2



- · Use under recommended operating conditions.
- · Use with DC voltage (current).
- The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
- The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
- When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
- If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
- If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
- Do not leave the HV (High Voltage) input pin unconnected.
- Example of a recommended circuit:



WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.

Rev. A1.0 Page 85 of 128




### 20.2 Recommended Operating Conditions

(Vss = 0.0 V)

| Parameter             | Symbol | Value |     | Unit | Remarks                       |
|-----------------------|--------|-------|-----|------|-------------------------------|
| Parameter             | Symbol | Min   | Max | Onic | Remarks                       |
| Power supply voltage  | Vcc    | 2.88  | 5.5 | V    |                               |
| Decoupling capacitor  | Cs     | 0.022 | 1   | μF   | *                             |
| Operating temperature | TA     | -40   | +85 | °C   | Other than on-chip debug mode |
| Operating temperature | IA     | +5    | +35 |      | On-chip debug mode            |

\*: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



\*: Connect the DBG pin to an external pull-up resistor of  $2 \text{ k}\Omega$  or above. After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

Rev. A1.0 Page 86 of 128



# 20.3 DC Characteristics

(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, Ta = -40 °C to +85 °C)

| Danamatan   | 0                | D'   | 0 1111           |           | Value |           | 1124 | D  |
|---|------------------|--|------------------|-----------|-------|-----------|------|--|
| Parameter   | Symbol           | Pin name   | Condition        | Min       | Тур   | Max       | Unit | Remarks  |
| 41.19.1   | Vіні             | P47, P72, P73,<br>P77                                | _                | 0.7 Vcc   | _     | Vcc + 0.3 | V    | CMOS input level                               |
| "H" level<br>input<br>voltage                         | Vihs             | Other than P47,<br>P72, P73, P77,<br>PF2             |                  | 0.8 Vcc   |       | Vcc + 0.3 | ٧    | Hysteresis input                               |
|   | Vінм             | PF2  |                  | 0.8 Vcc   | 1     | Vcc + 0.3 | V    | Hysteresis input                               |
| "L" level<br>input<br>voltage                         | VILI             | P47, P72, P73,<br>P77                                | _                | Vss - 0.3 | _     | 0.3 Vcc   | V    | CMOS input level                               |
|   | VILS             | Other than P47,<br>P72, P73, P77,<br>PF2             | _                | Vss - 0.3 | _     | 0.2 Vcc   | V    | Hysteresis input                               |
|   | VILM             | PF2  | _                | Vss - 0.3 | _     | 0.2 Vcc   | V    | Hysteresis input                               |
| Open-drain output application voltage                 | VD               | P12, P72, P73,<br>PF2                                | _                | Vss - 0.3 | _     | Vss + 5.5 | V    |  |
| "H" level<br>output<br>voltage                        | Voн1             | Output pins<br>other than P12,<br>P60 to P67,<br>PF2 | Iон = −4 mA      | Vcc – 0.5 | _     | _         | V    |  |
|   | V <sub>OH2</sub> | P60 to P67   | Iон = −8 mA      | Vcc - 0.5 |       | _         | V    |  |
| "L" level<br>output<br>voltage                        | Vol1             | Output pins<br>other than P60<br>to P67              | IoL = 4 mA       | _         | _     | 0.4       | V    |  |
| voltage   | V <sub>OL2</sub> | P60 to P67   | IoL = 12 mA      | _         | 1     | 0.4       | ٧    |  |
| Input leak<br>current(Hi-Z<br>output leak<br>current) | lu               | All input pins                                       | 0.0 V < Vı < Vcc | -5        | _     | +5        | μΑ   | When the internal pull-up resistor is disabled |
| Internal<br>pull-up<br>resistor                       | Rpull            | Other than P12,<br>P72, P73, PF0,<br>PF1, PF2        | Vı = 0 V         | 25        | 50    | 100       | kΩ   | When the internal pull-up resistor is enabled  |
| Input<br>capacitance                                  | Cin              | Other than Vcc<br>and Vss                            | f = 1 MHz        | _         | 5     | 15        | pF   |  |

Rev. A1.0 Page 87 of 128



(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, TA = -40 °C to +85 °C)

| Parameter       | Symbol  | Pin name                             | Condition  | Min | Value<br>Typ*1 | Max*2 | Unit | Remarks  |
|-----------------|---------|--------------------------------------|--|-----|----------------|-------|------|--|
|                 |         |                                      | Fсн = 32 МНz   | _   | 4.9            | 5.8   | mA   | Except during Flash memory programming and erasing   |
|                 | Icc     |                                      | FMP = 16 MHz<br>Main clock mode<br>(divided by 2)                                  | _   | 10.5           | 13.8  | mA   | During Flash<br>memory<br>programming and<br>erasing |
|                 |         |                                      |  |     | 6.5            | 9.1   | mΑ   | At A/D conversion                                    |
|                 | Iccs    | Vcc<br>(External clock<br>operation) | Fch = 32 MHz<br>Fmp = 16 MHz<br>Main sleep mode<br>(divided by 2)                  | ı   | 2              | 3     | mA   |  |
|                 | ICCL    |                                      | FMPL = 16 kHz<br>Subclock mode<br>(divided by 2)<br>TA = +25 °C                    |     | 75.9           | 145   | μA   |  |
| Power<br>supply | Iccls   |                                      | FcL = 32 kHz<br>FMPL = 16 kHz<br>Subsleep mode<br>(divided by 2)<br>TA = +25 °C    | l   | 12.7           | 16    | μΑ   | In deep standby mode                                 |
| current*3       | Ісст    |                                      | FcL = 32 kHz<br>Watch mode<br>Main stop mode<br>T <sub>A</sub> = +25 °C            |     | 11             | 13    | μA   | In deep standby mode                                 |
|                 | ICCMPLL |                                      | FMCRPLL = 16 MHz FMP = 16 MHz Main CR PLL clock mode (multiplied by 4) TA = +25 °C | _   | 5.2            | 6.8   | mA   |  |
|                 | Іссмск  | Vcc                                  | FCRH = 4 MHz<br>FMP = 4 MHz<br>Main CR clock<br>mode                               | ı   | 1.4            | 4.6   | mA   |  |
|                 | Iccscr  |                                      | Sub-CR clock mode<br>(divided by 2)<br>T <sub>A</sub> = +25 °C                     | _   | 76.9           | 230   | μA   |  |
|                 | Ісстѕ   | Vcc<br>(External clock<br>operation) | Fch = 32 MHz<br>Time-base timer<br>mode<br>TA = +25 °C                             | _   | 387            | 455   | μΑ   | In deep standby mode                                 |
|                 | Іссн    | ορειαιίση                            | Substop mode<br>T <sub>A</sub> = +25 °C  | _   | 10.8           | 13    | μΑ   | In deep standby mode                                 |

Rev. A1.0 Page 88 of 128



 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$ 

| Parameter                    | Symbol  | Pin name     | Condition  |     | Value |       | Unit  | Remarks  |
|------------------------------|---------|--------------|--|-----|-------|-------|-------|--|
| Parameter                    | Symbol  | Pili liaille | Condition  | Min | Typ*1 | Max*2 | Ullit | Remarks  |
| Power<br>supply<br>current*3 | lv      | Vcc          | Current consumption of the comparator  | _   | 60    | 160   | μA    |  |
|                              | ILVD    |              | Current consumption of the low-voltage detection reset circuit   |     | 4     | 7     | μΑ    | With the LVD reset<br>already enabled by<br>the LVD reset<br>circuit control<br>register (LVDCC) |
|                              | Іскн    |              | Current consumption of the main CR oscillator  | _   | 240   | 320   | μΑ    |  |
|                              | Icrl    |              | Current<br>consumption of the<br>sub-CR oscillator<br>oscillating at<br>100 kHz                                | _   | 7     | 20    | μA    |  |
|                              | І́мѕтву |              | Current<br>consumption<br>difference between<br>normal standby<br>mode and deep<br>standby mode<br>TA = +25 °C | _   | 18    | 30    | μΑ    |  |

<sup>\*1:</sup>  $V_{CC} = 5.0 \text{ V}, T_{A} = +25 \text{ }^{\circ}\text{C}$ 

- See "4. AC Characteristics Clock Timing" for Fch, Fcl, Fcrh and Fmcrpll.
- See "4. AC Characteristics Source Clock/Machine Clock" for FMP and FMPL.
- The power supply current value in standby mode is measured in deep standby mode. The current consumption in normal standby mode is higher than that in deep standby mode. The power supply current value in normal standby mode can be found by adding the current consumption difference between normal standby mode and deep standby mode (Instrance) to the power supply current value in deep standby mode. For details of normal standby mode and deep standby mode, refer to "CHAPTER 3 CLOCK CONTROLLER" in "New 8 bit XT95F690K Series Hardware Manual".

Rev. A1.0 Page 89 of 128

<sup>\*2:</sup> Vcc = 5.5 V,  $T_A = +85 \text{ °C}$  (unless otherwise specified)

<sup>\*3: •</sup> The power supply current is determined by the external clock. When the low-voltage detection reset circuit is selected, the power supply current is the sum of adding the current consumption of the low-voltage detection reset circuit (ILVD) to one of the values from Icc to Icch. In addition, when both the low-voltage detection option and a CR oscillator are selected, the power supply current is the sum of adding up the current consumption of the low-voltage detection reset circuit (ILVD), the current consumption of the CR oscillators (ICRH or ICRL) and one of the values from Icc to Icch. In on-chip debug mode, the main CR oscillator (ICRH) and the low-voltage detection reset circuit are always in operation, and current consumption therefore increases accordingly.



# 20.4 AC Characteristics

20.4.1 Clock Timing

 $(Vcc = 2.88 \text{ V to } 5.5 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{TA} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 

| Parameter          | Symbol   | Pin name      | Condition |       | Value  |       | Unit  | Remarks  |
|--------------------|----------|---------------|-----------|-------|--------|-------|-------|--|
| 1 drameter         | Cyllibol | 1 III IIailic | Condition | Min   | Тур    | Max   | Oiiit |  |
|                    |          | X0, X1        | _         | 1     |        | 16.25 | MHz   | When the main oscillation circuit is used  |
|                    | Fсн      | X0            | X1: open  | 1     | _      | 12    | MHz   | When the main external clock   |
|                    |          | X0, X1        | *         | 1     | _      | 32.5  | MHz   | is used  |
|                    |          | ·             |           | 3.92  | 4      | 4.08  | MHz   | Operating conditions  • The main CR clock is used.  • 0 °C ≤ T <sub>A</sub> ≤ +70 °C   |
|                    | Fcrh     | _             | _         | 3.8   | 4      | 4.2   | MHz   | Operating conditions  • The main CR clock is used.  • − 40 °C ≤ TA < 0 °C,  + 70 °C < TA ≤ + 85 °C   |
|                    |          |               |           | 7.84  | 8      | 8.16  | MHz   | Operating conditions  • PLL multiplication rate: 2  • 0 °C ≤ T <sub>A</sub> ≤ +70 °C   |
|                    |          |               |           | 7.6   | 8      | 8.4   | MHz   | Operating conditions  • PLL multiplication rate: 2  • − 40 °C ≤ T <sub>A</sub> < 0 °C,  + 70 °C < T <sub>A</sub> ≤ + 85 °C   |
|                    | FMCRPLL  | _             | _         | 9.8   | 10     | 10.2  | MHz   | Operating conditions  • PLL multiplication rate: 2.5  • 0 °C ≤ T <sub>A</sub> ≤ +70 °C   |
| Clock<br>frequency |          |               |           | 9.5   | 10     | 10.5  | MHz   | <ul> <li>Operating conditions</li> <li>PLL multiplication rate: 2.5</li> <li>- 40 °C ≤ TA &lt; 0 °C,</li> </ul>  |
|                    |          |               |           | 11.76 | 12     | 12.24 | MHz   | + 70 °C < T <sub>A</sub> ≤ + 85 °C  Operating conditions  • PLL multiplication rate: 3  • 0 °C ≤ T <sub>A</sub> ≤ +70 °C   |
|                    |          |               |           | 11.4  | 12     | 12.6  | MHz   | Operating conditions  • PLL multiplication rate: 3  • − 40 °C ≤ TA < 0 °C,  + 70 °C < TA ≤ + 85 °C   |
|                    |          |               |           | 15.68 | 16     | 16.32 | MHz   | Operating conditions  • PLL multiplication rate: 4  • 0 °C ≤ T <sub>A</sub> ≤ +70 °C   |
|                    |          |               |           | 15.2  | 16     | 16.8  | MHz   | <ul> <li>Operating conditions</li> <li>PLL multiplication rate: 4</li> <li>- 40 °C ≤ T<sub>A</sub> &lt; 0 °C,</li> <li>+ 70 °C &lt; T<sub>A</sub> ≤ + 85 °C</li> </ul> |
|                    | FcL      | X0A, X1A      | _         | _     | 32.768 | _     | kHz   | When the sub-oscillation circuit is used   |
|                    | I CL     | ΛυΛ, ΛΙΑ      | _         | _     | 32.768 | _     | kHz   | When the sub-external clock is used  |
|                    | FCRL     | _             | _         | 50    | 100    | 150   | kHz   | When the sub-CR clock is used  |


Rev. A1.0 Page 90 of 128




 $(Vcc = 2.88 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 

| Parameter                       | Symbol            | Din namo            | Condition |      | Value |      | Unit  | Remarks                                   |
|---------------------------------|-------------------|---------------------|-----------|------|-------|------|-------|---|
| Faranietei                      | Syllibol          | Fili liallie        | Condition | Min  | Тур   | Max  | Offic | Kemarks                                   |
|                                 |                   | X0, X1              |           | 61.5 |       | 1000 | ı ne  | When the main oscillation circuit is used |
| Clock cycle                     | <b>t</b> HCYL     | X0                  | X1: open  | 83.4 |       | 1000 | ns    | When an external clock is                 |
| time                            |                   | X0, X1              | *         | 30.8 |       | 1000 | ns    | used                                      |
|                                 | tLCYL             | X0A, X1A            |           |      | 30.5  |      | μs    | When the subclock is used                 |
| lanut alaak                     | transa transa     | X0                  | X1: open  | 33.4 |       |      | ns    | When an external clock is                 |
| Input clock twn-<br>pulse width | twh1, twl1        | X0, X1              | *         | 12.4 |       |      |       | used, the duty ratio should               |
| paise watii                     | twh2, twl2        | X0A                 |           | _    | 15.2  |      | μs    | range between 40% and 60%.                |
| Input clock                     |                   | X0, X0A             | X1: open  | _    |       | 5    | ns    | When an external clock is                 |
| rising time and falling time    | tcr, tcf          | X0, X1,<br>X0A, X1A | *         | _    |       | 5    |       | used                                      |
| CR oscillation                  | <b>t</b> CRHWK    | _                   | _         | _    |       | 50   | μs    | When the main CR clock is used            |
| start time                      | tcrlwk            | _                   | _         | _    |       | 30   | us    | When the sub-CR clock is used             |
| PLL oscillation start time      | <b>t</b> MCRPLLWK | _                   | _         | _    | _     | 100  | μs    | When the main CR PLL clock is used        |


\*: The external clock signal is input to X0 and the inverted external clock signal to X1.








Rev. A1.0 Page 91 of 128












Rev. A1.0 Page 92 of 128





20.4.2 Source Clock/Machine Clock

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$ 

| Dovemeter                                 | Cumbal | Pin  |       | Value  |        | Unit | Domonko   |
|---|--------|------|-------|--------|--------|------|---|
| Parameter                                 | Symbol | name | Min   | Тур    | Max    | Unit | Remarks   |
|   |        |      | 61.5  | _      | 2000   | ns   | When the main external clock is used<br>Min: FcH = 32.5 MHz, divided by 2<br>Max: FcH = 1 MHz, divided by 2     |
| Source clock cycle time*1                 | tsclк  | _    | 62.5  | _      | 1000   | ns   | When the main CR clock is used Min: Fcrh = 4 MHz, multiplied by 4 Max: Fcrh = 4 MHz, divided by 4               |
|   |        |      | _     | 61     | _      | μs   | When the suboscillation clock is used FcL = 32.768 kHz, divided by 2  |
|   |        |      | 1     | 20     |        | μs   | When the sub-CR clock is used FcL = 100 kHz, divided by 2   |
|   | Fsp    |      | 0.5   | _      | 16.25  |      | When the main oscillation clock is used   |
| Source clock                              | 1 55   |      | 1     | 4      | 12.5   |      | When the main CR clock is used  |
| frequency                                 |        | _    | _     | 16.384 | _      | kHz  | When the suboscillation clock is used   |
| почасноу                                  | FSPL   |      | -     | 50     | -      | kHz  | When the sub-CR clock is used FCRL = 100 kHz, divided by 2  |
|   |        |      | 61.5  | _      | 32000  | ns   | When the main oscillation clock is used Min: Fsp = 16.25 MHz, no division Max: Fsp = 0.5 MHz, divided by 16     |
| Machine clock<br>cycle time*2<br>(minimum | tmclk  |      | 250   | _      | 4000   | ns   | When the main CR clock is used Min: Fsp = 4 MHz, no division Max: Fsp = 4 MHz, divided by 16                    |
| instruction execution time)               | IMCLK  | _    | 61    | _      | 976.5  | μs   | When the suboscillation clock is used Min: Fspl = 16.384 kHz, no division Max: Fspl = 16.384 kHz, divided by 16 |
|   |        |      | 20    | _      | 320    | μs   | When the sub-CR clock is used Min: Fspl = 50 kHz, no division Max: Fspl = 50 kHz, divided by 16                 |
|   | Fмp    |      | 0.031 | _      | 16.25  |      | When the main oscillation clock is used   |
| Machine clock                             | I IVIF |      | 0.25  | _      | 16     |      | When the main CR clock is used  |
| frequency                                 |        | _    | 1.024 | _      | 16.384 | kHz  | When the suboscillation clock is used   |
| Почистоу                                  | FMPL   |      | 3.125 | _      | 50     | kHz  | When the sub-CR clock is used FCRL = 100 kHz  |


<sup>\*1:</sup> This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the


Rev. A1.0 Page 93 of 128



machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- · Main CR clock
- PLL multiplication of main CR clock (Select a multiplication rate from 2, 2.5, 3 and 4.)
- Subclock divided by 2
- Sub-CR clock divided by 2
- \*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
  - Source clock (no division)
  - · Source clock divided by 4
  - · Source clock divided by 8
  - Source clock divided by 16





Rev. A1.0 Page 94 of 128




### 20.4.3 External Reset

| (Vc | c = 5.0 | V±10%, | Vss = | 0.0 V. | $T_A = -40$ | °C to | +85 | °C) |
|-----|---------|--------|-------|--------|-------------|-------|-----|-----|
|-----|---------|--------|-------|--------|-------------|-------|-----|-----|

| Parameter                 | Symbol        | Value    |     | Unit | Remarks |
|---------------------------|---------------|----------|-----|------|---------|
|                           | Symbol        | Min      | Max | Onit | Remarks |
| RST "L" level pulse width | <b>t</b> RSTL | 2 tmcLK* | _   | ns   |         |


<sup>\*:</sup> See "Source Clock/Machine Clock" for tmclk.




### 20.4.4 Power-on Reset

$$(Vss = 0.0 V, TA = -40 °C to +85 °C)$$

| Parameter                | Symbol       | Condition | Va  | lue | Unit  | Remarks                  |  |
|--------------------------|--------------|-----------|-----|-----|-------|--------------------------|--|
| Parameter                | Syllibol     | Condition | Min | Max | Ullit |                          |  |
| Power supply rising time | <b>t</b> R   | _         | _   | 50  | ms    |                          |  |
| Power supply cutoff time | <b>t</b> off | 1         | 1   | 1   | ms    | Wait time until power-on |  |



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



Rev. A1.0 Page 95 of 128




### 20.4.5 Peripheral Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$ 

| Parameter                        | Symbol Pin name |                                | Va               | Unit |       |
|----------------------------------|-----------------|--------------------------------|------------------|------|-------|
| Farameter                        | Symbol          | Fin name                       | Min              | Max  | Ollit |
| Peripheral input "H" pulse width | tılıH           | INT00 to INT07, EC0, EC1, TI1, | 2 <b>t</b> мськ* |      | ns    |
| Peripheral input "L" pulse width | tıнı∟           | TRG1                           | 2 <b>t</b> мськ* | —    | ns    |

<sup>\*:</sup> See "Source Clock/Machine Clock" for tmclk.



## 20.4.6 LIN-UART Timing

Sampling is executed at the rising edge of the sampling clock\* $^1$ , and serial clock delay is disabled\* $^2$ . (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)

$$(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$$

| Parameter  | Symbol         | Din nama | Condition  | Va                            | lue            | Unit |
|--|----------------|----------|--|-------------------------------|----------------|------|
| Parameter  | Symbol         | Pin name | Condition  | Min                           | Max            | Unit |
| Serial clock cycle time                          | tscyc          | SCK      |  | <b>5 t</b> мськ* <sup>3</sup> | _              | ns   |
| $SCK \downarrow \rightarrow SOT$ delay time      | tslovi         | SCK, SOT | Internal clock   | -50                           | +50            | ns   |
| Valid SIN → SCK↑                                 | tıvsнı         | SCK, SIN | operation output pin:<br>$C_L = 80 \text{ pF} + 1 \text{ TTL}$ | tмськ*3 + 80                  | _              | ns   |
| $SCK^{\uparrow} \rightarrow valid SIN hold time$ | <b>t</b> shixi | SCK, SIN |  | 0                             | _              | ns   |
| Serial clock "L" pulse width                     | <b>t</b> slsh  | SCK      |  | 3 tmclk*3-tr                  | _              | ns   |
| Serial clock "H" pulse width                     | <b>t</b> shsl  | SCK      |  | tмськ*3 + 10                  | _              | ns   |
| $SCK \downarrow \rightarrow SOT$ delay time      | tslove         | SCK, SOT | External clock   | _                             | 2 tmcLK*3 + 60 | ns   |
| Valid SIN → SCK↑                                 | tivshe         | SCK, SIN | operation output pin:  | 30                            | _              | ns   |
| $SCK^{\uparrow} \rightarrow valid SIN hold time$ | tshixe         | SCK, SIN | C <sub>L</sub> = 80 pF + 1 TTL                                 | tмськ*3 + 30                  | _              | ns   |
| SCK fall time                                    | t⊧             | SCK      |  | _                             | 10             | ns   |
| SCK rise time                                    | <b>t</b> R     | SCK      |  | _                             | 10             | ns   |


<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


Rev. A1.0 Page 96 of 128

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "Source Clock/Machine Clock" for tmclk.







Rev. A1.0 Page 97 of 128



Sampling is executed at the falling edge of the sampling clock $^{*1}$ , and serial clock delay is disabled $^{*2}$ . (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$ 

| Parameter                                   | Symbol         | Pin name     | Condition                                   | Va                            | lue            | Unit  |
|---|----------------|--------------|---|-------------------------------|----------------|-------|
| Parameter                                   | Symbol         | Pili lialile | Condition                                   | Min                           | Max            | Ullit |
| Serial clock cycle time                     | tscyc          | SCK          |   | <b>5 t</b> мськ* <sup>3</sup> | _              | ns    |
| $SCK^{\uparrow} \rightarrow SOT$ delay time | <b>t</b> shovi | SCK, SOT     | Internal clock                              | -50                           | +50            | ns    |
| Valid SIN $\rightarrow$ SCK $↓$             | tıvslı         | SCK, SIN     | operation output pin:<br>C∟ = 80 pF + 1 TTL | tmclk*3 + 80                  | _              | ns    |
| SCK↓→ valid SIN hold time                   | <b>t</b> slixi | SCK, SIN     |   | 0                             | _              | ns    |
| Serial clock "H" pulse width                | <b>t</b> shsl  | SCK          |   | 3 tмськ*3 — tR                | _              | ns    |
| Serial clock "L" pulse width                | <b>t</b> slsh  | SCK          |   | tмськ*3 + 10                  | _              | ns    |
| $SCK^{\uparrow} \rightarrow SOT$ delay time | <b>t</b> shove | SCK, SOT     | External clock                              | _                             | 2 tmcLK*3 + 60 | ns    |
| Valid SIN $\rightarrow$ SCK $↓$             | tivsle         | SCK, SIN     | operation output pin:                       | 30                            | _              | ns    |
| SCK↓→ valid SIN hold time                   | tslixe         | SCK, SIN     | C∟ = 80 pF + 1 TTL                          | tmcLK*3 + 30                  | _              | ns    |
| SCK fall time                               | t⊧             | SCK          |   | _                             | 10             | ns    |
| SCK rise time                               | <b>t</b> R     | SCK          |   |                               | 10             | ns    |


<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


Rev. A1.0 Page 98 of 128

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "Source Clock/Machine Clock" for tmclk.







Rev. A1.0 Page 99 of 128




Sampling is executed at the rising edge of the sampling clock $^{*1}$ , and serial clock delay is enabled $^{*2}$ . (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

$$(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$$

| Daramatar  | Symbol I       | Pin name     | Condition             | Va            | Unit |       |
|--|----------------|--------------|-----------------------|---------------|------|-------|
| Parameter  | Syllibol       | Pili lialile | Condition             | Min           | Max  | Offic |
| Serial clock cycle time                          | tscyc          | SCK          |                       | 5 tmclk*3     | _    | ns    |
| $SCK \uparrow \rightarrow SOT$ delay time        | <b>t</b> shovi | SCK, SOT     | Internal clock        | -50           | +50  | ns    |
| Valid SIN $\rightarrow$ SCK $↓$                  | tıvslı         | SCK, SIN     | operation output pin: | tmclk*3 + 80  | _    | ns    |
| $SCK \downarrow \rightarrow valid SIN hold time$ | <b>t</b> slixi | SCK, SIN     | C∟ = 80 pF + 1 TTL    | 0             | _    | ns    |
| SOT → SCK↓delay time                             | tsovli         | SCK, SOT     |                       | 3tмськ*3 - 70 | _    | ns    |

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*3:</sup> See "Source Clock/Machine Clock" for tmclk.



Sampling is executed at the falling edge of the sampling clock\* $^{1}$ , and serial clock delay is enabled\* $^{2}$ . (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

$$(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40 °C to +85 °C)$$

| Parameter                                      | Symbol Pin name |              | Condition             | Va                            | Unit |      |
|--|-----------------|--------------|-----------------------|-------------------------------|------|------|
| raiailletei                                    | Syllibol        | riii iiaiiie | Condition             | Min                           | Max  | Onit |
| Serial clock cycle time                        | tscyc           | SCK          |                       | <b>5 t</b> мськ* <sup>3</sup> | _    | ns   |
| $SCK \downarrow \rightarrow SOT$ delay time    | <b>t</b> slovi  | SCK, SOT     | Internal clock        | -50                           | +50  | ns   |
| Valid SIN $\rightarrow$ SCK $↑$                | tıvsнı          | SCK, SIN     | operation output pin: | tмськ*3 + 80                  | _    | ns   |
| $SCK \uparrow \rightarrow valid SIN hold time$ | <b>t</b> shixi  | SCK, SIN     | C∟ = 80 pF + 1 TTL    | 0                             | _    | ns   |
| SOT → SCK <sup>↑</sup> delay time              | tsovні          | SCK, SOT     |                       | 3tмськ*3 - 70                 | _    | ns   |

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


Rev. A1.0 Page 100 of 128

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "Source Clock/Machine Clock" for tmclk.





20.4.7 Low-voltage Detection


(Vss = 0.0 V, TA = -40 °C to +85 °C)

| Doromotor              | Cumbal            |      | Value |      | I Imi4 | Domarko                              |
|------------------------|-------------------|------|-------|------|--------|--------------------------------------|
| Parameter              | Symbol            | Min  | Тур   | Max  | Unit   | Remarks                              |
|                        |                   | 2.52 | 2.7   | 2.88 |        |                                      |
| Pologo voltago*        | V <sub>DL+</sub>  | 2.61 | 2.8   | 2.99 | V      | At nower aupply rice                 |
| Release voltage*       | V DL+             | 2.89 | 3.1   | 3.31 | ]      | At power supply rise                 |
|                        |                   | 3.08 | 3.3   | 3.52 |        |                                      |
|                        |                   | 2.43 | 2.6   | 2.77 |        |                                      |
| Detection voltage*     | V <sub>DL</sub> - | 2.52 | 2.7   | 2.88 | V      | At nower aupply fell                 |
| Detection voltage*     | V DL—             | 2.80 | 3     | 3.20 | \ \    | At power supply fall                 |
|                        |                   | 2.99 | 3.2   | 3.41 |        |                                      |
| Hysteresis width       | VHYS              | _    | _     | 100  | mV     |                                      |
| Power supply start     | Voff              |      |       | 2.3  | V      |                                      |
| voltage                | VOII              | _    |       | 2.3  | V      |                                      |
| Power supply end       | Von               | 4.9  |       |      | V      |                                      |
| voltage                | <b>v</b> on       | 4.5  |       | _    | V      |                                      |
| Power supply voltage   |                   |      |       |      |        | Slope of power supply that the reset |
| change time            | tr                | 650  |       |      | μs     | release signal generates within the  |
| (at power supply rise) |                   |      |       |      |        | rating (VDL+)                        |
| Power supply voltage   |                   |      |       |      |        | Slope of power supply that the reset |
| change time            | <b>t</b> f        | 650  | _     | _    | μs     | release signal generates within the  |
| (at power supply fall) |                   |      |       |      |        | rating (V <sub>DL</sub> -)           |
| Reset release delay    | 4                 |      |       | 30   |        |                                      |
| time                   | <b>t</b> d1       | _    | _     | 30   | μs     |                                      |
| Reset detection delay  | 4                 |      |       | 20   |        |                                      |
| time                   | <b>t</b> d2       | _    | _     | 30   | μs     |                                      |
| LVD reset threshold    |                   |      |       |      |        |                                      |
| voltage transition     | <b>t</b> stb      | 10   | _     | _    | μs     |                                      |
| stabilization time     |                   |      |       |      |        |                                      |

<sup>\*:</sup> After the LVD reset is enabled by the LVD reset circuit control register (LVDCC), the release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDCC register and the LVDR register, refer to "CHAPTER 16 LOW-VOLTAGE DETECTION RESET CIRCUIT" in "New 8 bit XT95F690K Series Hardware Manual".

Rev. A1.0 Page 101 of 128





Rev. A1.0 Page 102 of 128




### 20.4.8 I2C Bus Interface Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$ 

|   |                 |          |                            | Value             |        |           |       |      |
|---|-----------------|----------|----------------------------|-------------------|--------|-----------|-------|------|
| Parameter   | Symbol          | Pin name | Condition                  | Standard-<br>mode |        | Fast-mode |       | Unit |
|   |                 |          |                            | Min               | Max    | Min       | Max   |      |
| SCL clock frequency   | fscL            | SCL      |                            | 0                 | 100    | 0         | 400   | kHz  |
| (Repeated) START condition hold time SDA $\downarrow$ $\rightarrow$ SCL $\downarrow$      | <b>t</b> hd;sta | SCL, SDA |                            | 4.0               | _      | 0.6       | _     | μs   |
| SCL clock "L" width   | tLOW            | SCL      |                            | 4.7               | _      | 1.3       | _     | μs   |
| SCL clock "H" width   | tніgн           | SCL      |                            | 4.0               | _      | 0.6       | _     | μs   |
| (Repeated) START condition setup time $\mathrm{SCL} \uparrow \to \mathrm{SDA} \downarrow$ | tsu;sta         | SCL, SDA | R = 1.7 kΩ,<br>C = 50 pF*1 | 4.7               | _      | 0.6       | _     | μs   |
| Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$                     | thd;dat         | SCL, SDA | 0 – 30 рі                  | 0                 | 3.45*2 | 0         | 0.9*3 | μs   |
| Data setup time SDA $\downarrow\uparrow$ $\rightarrow$ SCL $\uparrow$                     | tsu;dat         | SCL, SDA |                            | 0.25              | _      | 0.1       | _     | μs   |
| STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$                       | <b>t</b> su;sто | SCL, SDA |                            | 4                 | _      | 0.6       | _     | μs   |
| Bus free time between STOP condition and START condition                                  | <b>t</b> BUF    | SCL, SDA |                            | 4.7               | _      | 1.3       | _     | μs   |

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

<sup>\*3:</sup> A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, provided that the condition of tsu;DAT ≥ 250 ns is fulfilled.



Rev. A1.0 Page 103 of 128

<sup>\*2:</sup> The maximum thd; DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.



 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40 °C to +85 °C)$ 

|  |                 | Pin         |                                     | Valu                      |                        | .0 v, TA = -40 C to |   |
|--|-----------------|-------------|-------------------------------------|---------------------------|------------------------|---------------------|---|
| Parameter  | Symbol          | name        | Condition                           | Min                       | Max                    | Unit                | Remarks   |
| SCL clock<br>"L" width   | tLOW            | SCL         |                                     | $(2 + nm/2)t_{MCLK} - 20$ | _                      | ns                  | Master mode   |
| SCL clock<br>"H" width   | <b>t</b> HIGH   | SCL         |                                     | (nm/2)tмсLк – 20          | (nm/2)tмсLк + 20       | ns                  | Master mode   |
| START<br>condition<br>hold time  | <b>t</b> HD;STA | SCL,<br>SDA |                                     | (-1 + nm/2)tмсLк – 20     | (-1 + nm)tмсLк + 20    | ns                  | Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.   |
| STOP<br>condition<br>setup time  | tsu;sto         | SCL,<br>SDA |                                     | (1 + nm/2)tмсLк – 20      | (1 + nm/2)tmcLK + 20   | ns                  | Master mode   |
| START<br>condition<br>setup time                                       | tsu;sta         | SCL,<br>SDA |                                     | (1 + nm/2)tмсLк — 20      | (1 + nm/2)tmcLK + 20   | ns                  | Master mode   |
| Busfree time<br>between<br>STOP<br>condition<br>and START<br>condition | tвиғ            | SCL,<br>SDA |                                     | (2 nm + 4) tмсLк – 20     | _                      | ns                  |   |
| Data hold<br>time  | <b>t</b> HD;DAT | SCL,<br>SDA | R = 1.7 k $\Omega$ ,<br>C = 50 pF*1 | 3 tмськ — 20              | _                      | ns                  | Master mode   |
| Data setup<br>time   | tsu;dat         | SCL,<br>SDA |                                     | (-2 + nm/2) tмсLк – 20    | (-1 + nm/2) tмсLк + 20 | ns                  | Master mode It is assumed that "L" of SCL is not extended. The minimum value is applied to the first bit of continuous data. Otherwise, the maximum value is applied. |
| Setup time<br>between<br>clearing<br>interrupt and<br>SCL rising       | tsu;ınt         | SCL         |                                     | (nm/2) tmcLk - 20         | (1 + nm/2) tмсLк + 20  | ns                  | The minimum value is applied to the interrupt at the ninth SCL↓. The maximum value is applied to the interrupt at the eighth SCL↓.                                    |
| SCL clock<br>"L" width   | tLOW            | SCL         |                                     | 4 tмськ — 20              | _                      | ns                  | At reception  |
| SCL clock<br>"H" width   | <b>t</b> HIGH   | SCL         |                                     | 4 tмськ – 20              | _                      | ns                  | At reception  |

Rev. A1.0 Page 104 of 128



 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40 °C to +85 °C)$ 

| Parameter                                       | Symbol          | Pin         | Condition                | Value*2   | Value*²<br>Min Max |    | Remarks   |              |   |    |              |   |    |   |
|---|-----------------|-------------|--------------------------|---|--------------------|----|---|--------------|---|----|--------------|---|----|---|
| Parameter                                       | Syllibol        | name        | Condition                | Min   |                    |    | Remarks   |              |   |    |              |   |    |   |
| START condition<br>detection                    | thd;sta         | SCL,<br>SDA |                          | 2 tмськ — 20  | _                  | ns | No START condition is detected when 1 tmcLk is used at reception. |              |   |    |              |   |    |   |
| STOP condition<br>detection                     | tsu;sто         | SCL,<br>SDA |                          | 2 tmcLK - 20  |                    | ns | No STOP condition is detected when 1 tmcLk is used at reception.  |              |   |    |              |   |    |   |
| RESTART<br>condition detection<br>condition     | tsu;sta         | SCL,<br>SDA | R = 1.7 kΩ, -C = 50 pF*1 |   |                    |    | $R = 1.7 kΩ,$ $C = 50 pF^{*1}$                                    | ,            | , | ,  | 2 tмськ — 20 | _ | ns | No RESTART condition is detected when 1 tmcLk is used at reception. |
| Bus free time                                   | <b>t</b> BUF    | SCL,<br>SDA |                          |   |                    |    |   | 2 tmcLK - 20 |   | ns | At reception |   |    |   |
| Data hold time                                  | <b>t</b> HD;DAT | SCL,<br>SDA |                          | 2 tмськ — 20  | _                  | ns | At slave transmission mode  |              |   |    |              |   |    |   |
| Data setup time                                 | tsu;dat         | SCL,<br>SDA |                          | tLOW $-3$ $t$ MCLK $-20$                                | _                  | ns | At slave transmission mode  |              |   |    |              |   |    |   |
| Data hold time                                  | <b>t</b> HD;DAT | SCL,<br>SDA |                          | 0   | _                  | ns | At reception  |              |   |    |              |   |    |   |
| Data setup time                                 | tsu;dat         | SCL,<br>SDA |                          | tмсLк — 20  | _                  | ns | At reception  |              |   |    |              |   |    |   |
| SDA↓ → SCL↑<br>(with wakeup<br>function in use) | <b>t</b> WAKEUP | SCL,<br>SDA |                          | Oscillation<br>stabilization wait time<br>+2 tmclk – 20 |                    | ns |   |              |   |    |              |   |    |   |

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- m represents the CS[4:3] bits in the I<sup>2</sup>C clock control register ch. 0 (ICCR0).
- n represents the CS[2:0] bits in the I<sup>2</sup>C clock control register ch. 0 (ICCR0).
- The actual timing of the I<sup>2</sup>C bus interface is determined by the values of m and n set by the machine clock (tmclk) and the CS[4:0] bits in the ICCR0 register.
- Standard-mode:

m and n can be set to values in the following range: 0.9 MHz < tmcLk (machine clock) < 16.25 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

• Fast-mode:

m and n can be set to values in the following range: 3.3 MHz < tmcLk (machine clock) < 16.25 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

```
\begin{array}{lll} (m,\,n) = (1,\,8) & : 3.3 \; \text{MHz} < \text{tmclk} \le 4 \; \text{MHz} \\ (m,\,n) = (1,\,22),\,(5,\,4) & : 3.3 \; \text{MHz} < \text{tmclk} \le 8 \; \text{MHz} \\ (m,\,n) = (1,\,38),\,(6,\,4),\,(7,\,4),\,(8,\,4) & : 3.3 \; \text{MHz} < \text{tmclk} \le 10 \; \text{MHz} \\ (m,\,n) = (5,\,8) & : 3.3 \; \text{MHz} < \text{tmclk} \le 16.25 \; \text{MHz} \end{array}
```

Rev. A1.0 Page 105 of 128

<sup>\*2: •</sup> See "Source Clock/Machine Clock" for tmclk.




20.4.9 UART/SIO, Serial I/O Timing

(Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = 0.0 V, TA = -40 °C to +85 °C)


| Parameter   | Symbol          | Symbol Pin name Condit |                          | Va       | Unit |       |  |
|---|-----------------|------------------------|--------------------------|----------|------|-------|--|
| Parameter   | Symbol Pin hame |                        | Condition                | Min      | Max  | Oille |  |
| Serial clock cycle time                             | tscyc           | UCK0                   |                          | 4 tmclk* | _    | ns    |  |
| $UCK \downarrow \to UO \ time$                      | <b>t</b> sLov   | UCK0, UO0              | Internal clask aparation | -190     | +190 | ns    |  |
| Valid UI → UCK ↑                                    | tıvsн           | UCK0, UI0              | Internal clock operation | 2 tmclk* | _    | ns    |  |
| $UCK \uparrow \rightarrow valid UI hold time$       | <b>t</b> sнıx   | UCK0, UI0              |                          | 2 tmclk* | _    | ns    |  |
| Serial clock "H" pulse width                        | <b>t</b> shsl   | UCK0                   |                          | 4 tmclk* | _    | ns    |  |
| Serial clock "L" pulse width                        | <b>t</b> slsh   | UCK0                   |                          | 4 tmclk* | _    | ns    |  |
| $UCK \downarrow \rightarrow UO time$                | tslov           | UCK0, UO0              | External clock operation | _        | 190  | ns    |  |
| Valid UI → UCK ↑                                    | tıvsн           | UCK0, UI0              |                          | 2 tmclk* | _    | ns    |  |
| $UCK \uparrow \rightarrow valid \ UI \ hold \ time$ | <b>t</b> sнıx   | UCK0, UI0              |                          | 2 tmclk* | _    | ns    |  |

<sup>\*:</sup> See "Source Clock/Machine Clock" for tmclk.



Rev. A1.0 Page 106 of 128






20.4.10 MPG Input Timing

(Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = 0.0 V, TA = -40 °C to +85 °C)

| Parameter         | Symbol          | Pin name              | Condition | Va      | lue | Unit | Remarks |  |
|-------------------|-----------------|-----------------------|-----------|---------|-----|------|---------|--|
| Parameter         | Symbol Pin name |                       | Condition | Min     | Max | Onit | Remarks |  |
| Input pulse width | ttiwh,<br>ttiwl | SNI0 to SNI2,<br>DTTI | _         | 4 tmclk | _   | ns   |         |  |



Rev. A1.0 Page 107 of 128



# 20.4.11 Comparator Timing

 $(Vcc = 2.88 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, TA = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 

| Parameter                        | Pin name                                |     | Value |           | Unit | Remarks                                    |
|----------------------------------|---|-----|-------|-----------|------|--|
| Parameter                        | rinname                                 | Min | Тур   | Max       |      | Keillaiks                                  |
| Voltage range                    | CMP0_P,<br>CMP0_N,<br>CMP1_P,<br>CMP1_N | 0   | _     | Vcc – 1.3 | V    |  |
| Offset voltage                   | CMP0_P,<br>CMP0_N,<br>CMP1_P,<br>CMP1_N | -15 | _     | +15       | mV   |  |
| Delay time                       | CMP0_O,                                 |     | 650   | 1200      | ns   | Overdrive 5 mV                             |
| Delay time                       | CMP1_O                                  | _   | 140   | 420       | ns   | Overdrive 50 mV                            |
| Power down delay                 | CMP0_O,<br>CMP1_O                       | _   | _     | 1200      | ns   | Power down recovery PD: 1 → 0              |
| Power up stabilization wait time | CMP0_O,<br>CMP1_O                       | _   | _     | 1200      | ns   | Output stabilization wait time at power up |

# 20.4.12 BGR for Comparator

 $(Vcc = 2.88 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 

| Parameter                        | Symbol |        | Value |        | Unit  | Remarks     |
|----------------------------------|--------|--------|-------|--------|-------|-------------|
| Parameter                        | Symbol | Min    | Тур   | Max    | Offic | Kendrks     |
| Power up stabilization wait time | _      | _      | _     | 150    | μs    | Load: 10 pF |
| Output voltage                   | VBGR   | 1.1495 | 1.21  | 1.2705 | V     |             |

Rev. A1.0 Page 108 of 128



#### 20.5 A/D Converter

20.5.1 A/D Converter Electrical Characteristics


 $(Vcc = 2.7 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 

|                               |        |               | ,             |               |      |  |
|-------------------------------|--------|---------------|---------------|---------------|------|--|
| Parameter                     | Symbol | Value         |               |               |      | Remarks  |
| Parameter                     | Symbol | Min           | n Typ Max     |               | Unit | Remarks  |
| Resolution                    |        | _             | _             | 10            | bit  |  |
| Total error                   |        | -3            | _             | +3            | LSB  |  |
| Linearity error               | _      | -2.5          | _             | +2.5          | LSB  |  |
| Differential linearity error  |        | -1.9          | _             | +1.9          | LSB  |  |
| Zero transition voltage       | Vот    | Vss - 7.2 LSB | Vss + 0.5 LSB | Vss + 8.2 LSB | V    |  |
| Full-scale transition voltage | VFST   | Vcc - 6.2 LSB | Vcc – 1.5 LSB | Vcc + 9.2 LSB | V    |  |
| Compare time                  | _      | 3             | _             | 10            | μs   | 2.7 V ≤ Vcc ≤ 5.5 V  |
| Sampling time                 | _      | 0.941         | _             | ∞             | μs   | $2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V},$ with external impedance $< 3.3 \text{ k}\Omega$ and external capacitance = 10 pF |
| Analog input current          | Iain   | -0.3          | _             | +0.3          | μΑ   |  |
| Analog input voltage          | Vain   | Vss           | _             | Vcc           | V    |  |

#### 20.5.2 Notes on Using A/D Converter


External impedance of analog input and its sampling time

The A/D converter of the XT95F690K Series has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.



Rev. A1.0 Page 109 of 128





## • A/D conversion error

As |Vcc - Vss| decreases, the A/D conversion error increases proportionately.

Rev. A1.0 Page 110 of 128



#### 20.5.3 Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

• Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("0000000000"  $\leftarrow$  "0000000001") of a device to the full-scale transition point ("1111111111") of the same device.

• Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.


• Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.



Rev. A1.0 Page 111 of 128





Rev. A1.0 Page 112 of 128



## 20.6 Flash Memory Program/Erase Characteristics

| Parameter                             | Value           |       |       | Unit  | Remarks   |  |
|---------------------------------------|-----------------|-------|-------|-------|---|--|
| Parameter                             | Min             | Тур   | Max   | Unit  | Remarks   |  |
| Sector erase time (2 Kbyte sector)    | _               | 0.3*1 | 1.6*2 | s     | The time of writing "0x00" prior to erasure is excluded.                                      |  |
| Sector erase time (32 Kbyte sector)   | _               | 0.6*1 | 3.1*2 | s     | The time of writing "0x00" prior to erasure is excluded.                                      |  |
| Byte writing time                     | _               | 17    | 272   | μs    | System-level overhead is excluded.  |  |
| Program/erase cycle                   | 100000          |       | _     | cycle |   |  |
| Power supply voltage at program/erase | 2.4             | _     | 5.5   | V     |   |  |
|                                       | 20*3            | _     | _     |       | Average T <sub>A</sub> = +85 °C<br>Number of program/erase cycles: 1000 or below              |  |
| Flash memory data retention time      | 10*³            | _     | _     | year  | Average T <sub>A</sub> = +85 °C<br>Number of program/erase cycles: 1001 to 10000<br>inclusive |  |
|                                       | 5* <sup>3</sup> |       | _     |       | Average T <sub>A</sub> = +85 °C<br>Number of program/erase cycles: 10001 or above             |  |

<sup>\*1:</sup> Vcc = 5.5 V, TA = +25 °C, 0 cycle

Rev. A1.0 Page 113 of 128

<sup>\*2:</sup> Vcc = 2.4 V, T<sub>A</sub> = +85 °C, 100000 cycles


<sup>\*3:</sup> These values were converted from the result of a technology reliability assessment. (These values were converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85 °C.)



## 21. Sample Characteristics


### Power supply current temperature characteristics

 $T_A = +25$  °C,  $F_{MP} = 2$ , 4, 8, 10, 16 MHz (divided by 2) Main clock mode with the external clock operating




Iccs - Vcc


 $T_A = +25$  °C,  $F_{MP} = 2, 4, 8, 10, 16$  MHz (divided by 2) Main sleep mode with the external clock operating



 $T_A = +25$  °C,  $F_{MPL} = 16$  kHz (divided by 2) Subclock mode with the external clock operating




Vcc = 5.5 V,  $F_{MP} = 2, 4, 8, 10, 16 \text{ MHz}$  (divided by 2) Main clock mode with the external clock operating




 $Iccs-T_{\mathsf{A}}$ 

Vcc = 5.5 V, Fmp = 2, 4, 8, 10, 16 MHz (divided by 2) Main sleep mode with the external clock operating



Vcc = 5.5 V,  $F_{\text{MPL}} = 16 \text{ kHz}$  (divided by 2) Subclock mode with the external clock operating




Rev. A1.0 Page 114 of 128






 $T_A = +25$  °C,  $F_{MPL} = 16$  kHz (divided by 2) Subsleep mode with the external clock operating




Icct - Vcc

 $T_A = +25$  °C,  $F_{MPL} = 16$  kHz (divided by 2) Watch mode with the external clock operating




Iccts - Vcc

 $T_A = +25$  °C,  $F_{MP} = 2$ , 4, 8, 10, 16 MHz (divided by 2) Time-base timer mode with the external clock operating




### Iccls - Ta

Vcc = 5.5 V,  $F_{\text{MPL}} = 16 \text{ kHz}$  (divided by 2) Subsleep mode with the external clock operating




ICCT - TA

Vcc = 5.5 V,  $F_{MPL} = 16 \text{ kHz}$  (divided by 2) Watch mode with the external clock operating




Iccts -TA


Vcc = 5.5 V, FMP = 2, 4, 8, 10, 16 MHz (divided by 2) Time-base timer mode with the external clock operating




Rev. A1.0 Page 115 of 128








 $I_{CCMCR} - V_{CC}$  $T_A = +25$  °C,  $F_{MP} = 4$  MHz (no division) Main CR clock mode




 $I_{CCMPLL} - V_{CC}$ 


 $T_A = +25$  °C,  $F_{MP} = 16$  MHz (PLL multiplication rate: 4)  $V_{CC} = 5.5$  V,  $F_{MP} = 16$  MHz (PLL multiplication rate: 4) Main CR PLL clock mode



Іссн – Та Vcc = 5.5 V, Fmpl = (stop)Substop mode with the external clock stopping




 $I_{\text{CCMCR}}-T_{\text{A}}$ Vcc = 5.5 V, Fmp = 4 MHz (no division) Main CR clock mode




 $I_{\text{CCMPLL}}-T_{\text{A}}$ 

Main CR PLL clock mode



Rev. A1.0 Page 116 of 128






Rev. A1.0 Page 117 of 128




• Input voltage characteristics



Rev. A1.0 Page 118 of 128




• Output voltage characteristics



Rev. A1.0 Page 119 of 128



• Pull-up characteristics



Rev. A1.1 Page 120 of 126




# 22. Ordering Information


| Part number          | Package                          |
|----------------------|----------------------------------|
| XT95F698KPMC3-G-UNE2 | 44-pin plastic LQFP(FPT-44P-MTH) |
| XT95F698KPMC2-G-UNE2 | 44-pin plastic LQFP(FPT-44P-M25) |
| XT95F698KPMC1-G-UNE2 | 52-pin plastic LQFP(FPT-52P-M02) |

Rev. A1.1 Page 121 of 126



# 23. Package Dimension






Rev. A1.1 Page 122 of 126




| 44-pin plastic LQFP | Lead pitch                     | 0.80 mm              |
|---------------------|--------------------------------|----------------------|
|                     | Package width × package length | 10.0 mm × 10.0 mm    |
|                     | Lead shape                     | Gullwing             |
|                     | Sealing method                 | Plastic mold         |
|                     | Mounting height                | 1.70 mm Max          |
|                     | Code<br>(Reference)            | P-LFQFP44-10×10-0.80 |
| (FPT-44P-M25)       |                                |                      |



Rev. A1.1 Page 123 of 126





| 48-pin plastic LQFP | Lead pitch                     | 0.50 mm           |
|---------------------|--------------------------------|-------------------|
|                     | Package width × package length | 7.00 mm × 7.00 mm |
|                     | Lead shape                     | Gullwing          |
|                     | Lead bend direction            | Normal bend       |
|                     | Sealing method                 | Plastic mold      |
|                     | Mounting height                | 1.70 mm MAX       |
| (FPT-48P-M49)       | Weight                         | 0.17 g            |



Rev. A1.1 Page 124 of 126







Rev. A1.1 Page 125 of 126



# 24. Document History Page

| Document Title: XT95F690K Series, New 8-bit Microcontrollers |                                       |   |  |  |  |
|--|---------------------------------------|---|--|--|--|
| Revision   | Submission Date Description of Change |   |  |  |  |
| A1.0   | 2019/12/09                            | Migrated to XTX and updated the available ordering information. No change to document contents or format. |  |  |  |
| A1.1   | 2021/03/31                            | Add new LQFP44 package and dimension(FPT-44P-MTH)   |  |  |  |

Rev. A1.1 Page 126 of 126